Technical Library

{"collectionRelationTags":{"relations":{"EXCLUDE":["etm-05429363730b40109b394df6a76dd677","etm-5c2812cbf2904e448ace3d589c60d8b4","etm-96a2a467cd514dff85b6c153b364b0fa","etm-2f5e76b4e5e64d90a794e6a9d8dc26fd","etm-fc274692325e497dba29db02e84821c2","etm-6f8479a5b1ce453c957fa689bfed124f","etm-b7f74d27243f46bca8424d484f38e441","etm-fe393d065d554f649b74105f3e65565e","etm-08dd1c4874304c9b9987050a09dd8567","etm-906567252bdc432bbaeb908fabef076f","etm-289f9927cd1a4e1aa7aa64520a27ecc5","etm-72cbbe7d977c407e9bd60dc9a5a2d0c2","etm-7bdfa77ef8ff485bb0f68dbbd07a1e9c","etm-cc26b7f6d6794a719163537a122cbe07","etm-454697a6b0ca41e8a0f6606316e92b7c"],"AND":["etm-b543349dfd0747fa99ab2673f4042144","etm-b21347d4d9474d5081968efe45da1418"]},"featuredIds":[]},"collectionId":"653257","resultPerPage":80.0,"filters":[{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType"},{"facetId":"@stm_10357_en","field":"stm_10357_en","type":"specific","basePath":"EMT_Programming Language","displayName":"Programming Language","deprecated":false},{"facetId":"@stm_10184_en","field":"stm_10184_en","type":"specific","basePath":"r_Software","displayName":"Software","deprecated":false}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-b543349dfd0747fa99ab2673f4042144","etm-b21347d4d9474d5081968efe45da1418"],"cardView":false,"defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}"}