

Intel[®] MAX[™] 10 Embedded Memory User Guide





Contents

2. Intel MAX 10 Embedded Memory Architecture and Features	1.	Intel® MAX® 10 Embedded Memory Overview	4
2.1. Intel MAX 10 Embedded Memory General Features	2.	Intel MAX 10 Embedded Memory Architecture and Features	5
2.1.1. Control Signals. 5 2.1.2. Parity Bit. 6 2.1.3. Read Enable. 6 2.1.4. Read-During-Write 6 2.1.5. Byte Enable. 7 2.1.6. Packed Mode Support. 8 2.1.7. Address Clock Enable Support. 8 2.1.8. Asynchronous Clear. 10 2.2. Intel MAX 10 Embedded Memory Operation Modes. 10 2.2.1. Supported Memory Operation Modes. 10 2.3. Intel MAX 10 Embedded Memory Clock Modes. 12 2.3.1. Asynchronous Clear in Clock Modes. 12 2.3.2. Output Read Data in Simultaneous Read and Write. 13 2.3.3. Independent Clock Enables in Clock Modes. 12 2.3.3. Independent Clock Enables in Clock Modes. 13 2.4. Intel MAX 10 Embedded Memory Configurations. 13 2.4.1. Port Width Configurations for Single-Port Modes. 13 2.4.2. Memory Configurations for Single-Port Modes. 14 2.4.3. Memory Configurations for Dual-Port Modes. 14 2.4.4. Maximum Block Depth Configuration. 16 3. Intel MAX 10 Embedded Memory Design Consideration. 16 3.1. Implement External Conflict Resolution. 16			
2.1.2. Parity Bit. 6 2.1.3. Read Enable. 6 2.1.4. Read-During-Write 6 2.1.5. Byte Enable. 7 2.1.6. Packed Mode Support. 8 2.1.7. Address Clock Enable Support. 8 2.1.8. Asynchronous Clear. 10 2.2. Intel MAX 10 Embedded Memory Operation Modes. 10 2.2.1. Supported Memory Operation Modes. 12 2.3. Intel MAX 10 Embedded Memory Clock Modes. 12 2.3.1. Asynchronous Clear in Clock Modes. 12 2.3.2. Output Read Data in Simultaneous Read and Write. 13 2.3.2. Output Read Data in Simultaneous Read and Write. 13 2.3.3. Independent Clock Enables in Clock Modes. 12 2.3.1. Port Width Configurations. 13 2.4.1. Port Width Configurations for Single-Port Modes. 13 2.4.2. Memory Configurations for Single-Port Modes. 13 2.4.2. Memory Configurations for Dual-Port Modes. 14 2.4.3. Memory Configurations for Dual-Port Modes. 14 2.4.4. Maximum Block Depth Configuration. 14 3. Implement External Conflict Resolution. 16 3.1. Implement External Conflict Resolution. 16 <t< td=""><td></td><td></td><td></td></t<>			
2.1.3. Read Enable 6. 2.1.4. Read-During-Write 6. 2.1.5. Byte Enable 7. 2.1.6. Packed Mode Support 8. 2.1.7. Address Clock Enable Support 8. 2.1.8. Asynchronous Clear 10. 2.2. Intel MAX 10 Embedded Memory Operation Modes 10. 2.2. Intel MAX 10 Embedded Memory Clock Modes 12. 2.3. Intel MAX 10 Embedded Memory Clock Modes 12. 2.3. Intel MAX 10 Embedded Memory Clock Modes 12. 2.3. Intel MAX 10 Embedded Memory Configurations 13. 2.4. Intel MAX 10 Embedded Memory Configurations 13. 2.4.1. Port Width Configurations for Single-Port Modes 13. 2.4.2. Memory Configurations for Single-Port Modes 14. 2.4.3. Memory Configurations for Dual-Port Modes 14. 3. Intel MAX 10 Embedded Memory Design Consideration 14. 3. Intel MAX 10 Embedded Memory Design Consideration 16. 3.1. Implement External Conflict Resolution 16. 3.2. Customize Read-During-Write Behavior 16. 3.2. Since-Port Read-During-Write Mode 16. 3.2. Since-Port Read-During-Write Mode 16.			
2.1.4. Read-During-Write		•	
2.1.5. Byte Enable. 7 2.1.6. Packed Mode Support. 8.8 2.1.7. Address Clock Enable Support. 8.8 2.1.8. Asynchronous Clear. 10 2.2. Intel MAX 10 Embedded Memory Operation Modes. 10 2.2.1. Supported Memory Operation Modes. 12 2.3. Intel MAX 10 Embedded Memory Clock Modes. 12 2.3.1. Asynchronous Clear in Clock Modes. 12 2.3.2. Output Read Data in Simultaneous Read and Write. 13 2.3.3. Independent Clock Enables in Clock Modes. 13 2.4. Intel MAX 10 Embedded Memory Configurations. 13 2.4. Intel MAX 10 Embedded Memory Configurations. 13 2.4. In Port Width Configurations for Single-Port Modes. 13 2.4. Memory Configurations for Single-Port Modes. 14 2.4. Maximum Block Depth Configuration. 14 3. Intel MAX 10 Embedded Memory Design Consideration. 16 3.1. Implement External Conflict Resolution. 16 3.2. Customize Read-During-Write Behavior 16 3.2. I. Same-Port Read-During-Write Mode. 16 3.2. Customize Read-During-Write Mode. 16 3.3. Consider Power-Up State and Memory Initialization. 18 <td< td=""><td></td><td></td><td></td></td<>			
2.1.6. Packed Mode Support			
2.1.7. Address Clock Enable Support. 8. 2.1.8. Asynchronous Clear. 10 2.2. Intel MAX 10 Embedded Memory Operation Modes. 10 2.2.1. Supported Memory Operation Modes. 10 2.3. Intel MAX 10 Embedded Memory Clock Modes. 12 2.3.1. Asynchronous Clear in Clock Modes. 12 2.3.2. Output Read Data in Simultaneous Read and Write. 13 2.3.3. Independent Clock Enables in Clock Modes. 13 2.4. Intel MAX 10 Embedded Memory Configurations. 13 2.4.1. Port Width Configurations for Single-Port Modes. 13 2.4.2. Memory Configurations for Dual-Port Modes. 14 2.4.3. Memory Configurations for Dual-Port Modes. 14 2.4.4. Maximum Block Depth Configuration 14 3. Intel MAX 10 Embedded Memory Design Consideration 16 3.1. Implement External Conflict Resolution 16 3.2. Lostomize Read-During-Write Behavior 16 3.2. Lostomize Read-During-Write Mode. 16 3.2. Lostomize Read-During-Write Mode. 16 3.3. Consider Power-Up State and Memory Initialization 18 3.4. Control Clocking to Reduce Power Consumption 15 3.5. Selecting Read-During-Write Output Choices		•	
2.1.8. Asynchronous Clear			
2.2. Intel MAX 10 Embedded Memory Operation Modes. 10 2.2.1. Supported Memory Operation Modes. 10 2.3. Intel MAX 10 Embedded Memory Clock Modes. 12 2.3.1. Asynchronous Clear in Clock Modes. 12 2.3.2. Output Read Data in Simultaneous Read and Write. 13 2.3.3. Independent Clock Enables in Clock Modes. 13 2.4. Intel MAX 10 Embedded Memory Configurations. 13 2.4.1. Port Width Configurations for Single-Port Modes. 13 2.4.2. Memory Configurations for Dual-Port Modes. 13 2.4.3. Memory Configurations for Dual-Port Modes. 14 2.4.4. Maximum Block Depth Configuration. 14 3.1. Implement External Conflict Resolution. 16 3.1. Implement External Conflict Resolution. 16 3.2. Oustomize Read-During-Write Behavior. 16 3.2. Nixed-Port Read-During-Write Mode. 16 3.2. Nixed-Port Read-During-Write Mode. 16 3.3. Consider Power-Up State and Memory Initialization. 18 3.4. Control Clocking to Reduce Power Consumption. 15 3.5. Selecting Read-During-Write Output Choices. 26 4. RAM: 1-Port IP Core References. 21 4.1. RAM: 1-Port IP Core Signals For		···	
2.2.1. Supported Memory Operation Modes. 10 2.3. Intel MAX 10 Embedded Memory Clock Modes. 12 2.3.1. Asynchronous Clear in Clock Modes. 12 2.3.2. Output Read Data in Simultaneous Read and Write 13 2.3.3. Independent Clock Enables in Clock Modes. 13 2.4.1 Intel MAX 10 Embedded Memory Configurations. 13 2.4.2. Memory Configurations for Single-Port Modes. 13 2.4.3. Memory Configurations for Dual-Port Modes. 14 2.4.4. Maximum Block Depth Configuration. 14 3. Intel MAX 10 Embedded Memory Design Consideration. 16 3.1. Implement External Conflict Resolution. 16 3.2. Customize Read-During-Write Behavior. 16 3.2. Nixed-Port Read-During-Write Mode. 16 3.2. Nixed-Port Read-During-Write Mode. 16 3.3. Consider Power-Up State and Memory Initialization. 18 3.4. Control Clocking to Reduce Power Consumption. 18 3.5. Selecting Read-During-Write Output Choices. 20 4. RAM: 1-Port IP Core References. 21 4.1. RAM: 1-Port IP Core Signals For Intel MAX 10 Devices. 23 5. RAM: 2-Ports IP Core Signals (Simple Dual-Port RAM) for Intel MAX 10 Devices. 25			
2.3. Intel MAX 10 Embedded Memory Clock Modes. 12 2.3.1. Asynchronous Clear in Clock Modes. 12 2.3.2. Output Read Data in Simultaneous Read and Write. 12 2.3.3. Independent Clock Enables in Clock Modes. 13 2.4. Intel MAX 10 Embedded Memory Configurations. 13 2.4.1. Port Width Configurations for Single-Port Modes. 13 2.4.2. Memory Configurations for Dual-Port Modes. 14 2.4.3. Memory Configurations for Dual-Port Modes. 14 2.4.4. Maximum Block Depth Configuration. 16 3. Intel MAX 10 Embedded Memory Design Consideration. 16 3.1. Implement External Conflict Resolution. 16 3.2. Customize Read-During-Write Behavior. 16 3.2.1. Same-Port Read-During-Write Mode. 16 3.2.2. Mixed-Port Read-During-Write Mode. 16 3.3. Consider Power-Up State and Memory Initialization. 18 3.4. Control Clocking to Reduce Power Consumption. 19 3.5. Selecting Read-During-Write Output Choices. 20 4. RAM: 1-Port IP Core References. 21 4.1. RAM: 1-Port IP Core Signals For Intel MAX 10 Devices. 22 4.1. RAM: 1-Port IP Core Signals (Simple Dual-Port RAM) For Intel MAX 10 Devices. 25 <		, ,	
2.3.1. Asynchronous Clear in Clock Modes			
2.3.2. Output Read Data in Simultaneous Read and Write			
2.3.3. Independent Clock Enables in Clock Modes			
2.4. Intel MAX 10 Embedded Memory Configurations 13 2.4.1. Port Width Configurations 13 2.4.2. Memory Configurations for Single-Port Modes 13 2.4.3. Memory Configurations for Dual-Port Modes 14 2.4.4. Maximum Block Depth Configuration 14 3. Intel MAX 10 Embedded Memory Design Consideration 16 3.1. Implement External Conflict Resolution 16 3.2. Customize Read-During-Write Behavior 16 3.2. I. Same-Port Read-During-Write Mode 16 3.2. Nixed-Port Read-During-Write Mode 18 3.3. Consider Power-Up State and Memory Initialization 18 3.4. Control Clocking to Reduce Power Consumption 19 3.5. Selecting Read-During-Write Output Choices 20 4. RAM: 1-Port IP Core References 21 4.1. RAM: 1-Port IP Core Signals For Intel MAX 10 Devices 22 4.2. RAM: 1-Port IP Core Parameters For Intel MAX 10 Devices 23 5. RAM: 2-Ports IP Core Signals (Simple Dual-Port RAM) For Intel MAX 10 Devices 25 5.2. RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices 32 6. ROM: 1-PORT IP Core References 38 6.1. ROM: 1-PORT IP Core Parameters for Intel MAX 10 Devices 39			
2.4.1. Port Width Configurations 13 2.4.2. Memory Configurations for Single-Port Modes 13 2.4.3. Memory Configurations for Dual-Port Modes 14 2.4.4. Maximum Block Depth Configuration 14 3. Intel MAX 10 Embedded Memory Design Consideration 16 3.1. Implement External Conflict Resolution 16 3.2. Customize Read-During-Write Behavior 16 3.2.1. Same-Port Read-During-Write Mode 16 3.2.2. Mixed-Port Read-During-Write Mode 18 3.3. Consider Power-Up State and Memory Initialization 18 3.4. Control Clocking to Reduce Power Consumption 19 3.5. Selecting Read-During-Write Output Choices 20 4. RAM: 1-Port IP Core References 21 4.1. RAM: 1-Port IP Core References 21 4.2. RAM: 1-Port IP Core Parameters For Intel MAX 10 Devices 25 5. RAM: 2-Ports IP Core Signals (Simple Dual-Port RAM) For Intel MAX 10 Devices 25 5.1. RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices 32 5.3. RAM: 2-Port IP Core Signals (True Dual-Port RAM) for Intel MAX 10 Devices 32 6.1. ROM: 1-PORT IP Core Parameters for Intel MAX 10 Devices 32 6.2. ROM: 1-PORT IP Core Parameters for Intel MAX 10 Devices			
2.4.2. Memory Configurations for Single-Port Modes. 13 2.4.3. Memory Configurations for Dual-Port Modes. 14 2.4.4. Maximum Block Depth Configuration. 14 3. Intel MAX 10 Embedded Memory Design Consideration. 16 3.1. Implement External Conflict Resolution. 16 3.2. Customize Read-During-Write Behavior. 16 3.2.1. Same-Port Read-During-Write Mode. 16 3.2.2. Mixed-Port Read-During-Write Mode. 18 3.3. Consider Power-Up State and Memory Initialization. 18 3.4. Control Clocking to Reduce Power Consumption. 19 3.5. Selecting Read-During-Write Output Choices. 20 4. RAM: 1-Port IP Core References. 21 4.1. RAM: 1-Port IP Core Signals For Intel MAX 10 Devices. 23 4.2. RAM: 1-Port IP Core Parameters For Intel MAX 10 Devices. 23 5. RAM: 2-Ports IP Core Signals (Simple Dual-Port RAM) For Intel MAX 10 Devices. 25 5.2. RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices. 32 6. ROM: 1-PORT IP Core References. 36 6.1. ROM: 1-PORT IP Core Signals For Intel MAX 10 Devices. 36 6.2. ROM: 1-PORT IP Core References. 36 6.2. ROM: 1-PORT IP Core References. 45		• • •	
2.4.3. Memory Configurations for Dual-Port Modes			
2.4.4. Maximum Block Depth Configuration. 14 3. Intel MAX 10 Embedded Memory Design Consideration. 16 3.1. Implement External Conflict Resolution. 16 3.2. Customize Read-During-Write Behavior. 16 3.2.1. Same-Port Read-During-Write Mode. 16 3.2.2. Mixed-Port Read-During-Write Mode. 18 3.3. Consider Power-Up State and Memory Initialization. 18 3.4. Control Clocking to Reduce Power Consumption. 19 3.5. Selecting Read-During-Write Output Choices. 20 4. RAM: 1-Port IP Core References. 21 4.1. RAM: 1-Port IP Core Signals For Intel MAX 10 Devices. 21 4.2. RAM: 1-Port IP Core Parameters For Intel MAX 10 Devices. 23 5. RAM: 2-Ports IP Core Signals (Simple Dual-Port RAM) For Intel MAX 10 Devices. 29 5.2. RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices. 30 5.3. RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices. 32 6. ROM: 1-PORT IP Core References. 38 6.1. ROM: 1-PORT IP Core Parameters for Intel MAX 10 Devices. 39 6.2. ROM: 1-PORT IP Core Parameters for Intel MAX 10 Devices. 40 7. ROM: 2-PORT IP Core References. 43 7.1. ROM: 2-PORT IP Core Signals for Intel MAX 10			
3.1. Implement External Conflict Resolution			
3.1. Implement External Conflict Resolution	2	Tutol MAY 10 Embedded Memory Design Consideration	16
3.2. Customize Read-During-Write Behavior	Э.		
3.2.1. Same-Port Read-During-Write Mode			
3.2.2. Mixed-Port Read-During-Write Mode			
3.3. Consider Power-Up State and Memory Initialization			
3.4. Control Clocking to Reduce Power Consumption			
3.5. Selecting Read-During-Write Output Choices			
4. RAM: 1-Port IP Core References			
4.1. RAM: 1-Port IP Core Signals For Intel MAX 10 Devices			
4.2. RAM: 1-Port IP Core Parameters For Intel MAX 10 Devices	4.	RAM: 1-Port IP Core References	21
4.2. RAM: 1-Port IP Core Parameters For Intel MAX 10 Devices		4.1. RAM: 1-Port IP Core Signals For Intel MAX 10 Devices	21
5.1. RAM: 2-Ports IP Core Signals (Simple Dual-Port RAM) For Intel MAX 10 Devices			
5.1. RAM: 2-Ports IP Core Signals (Simple Dual-Port RAM) For Intel MAX 10 Devices	5	PAM: 2-POPT ID Core Deferences	26
5.2. RAM: 2-Port IP Core Signals (True Dual-Port RAM) for Intel MAX 10 Devices	Э.		
5.3. RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices			
6. ROM: 1-PORT IP Core References			
6.1. ROM: 1-PORT IP Core Signals For Intel MAX 10 Devices			
6.2. ROM: 1-PORT IP Core Parameters for Intel MAX 10 Devices	6.	ROM: 1-PORT IP Core References	38
7. ROM: 2-PORT IP Core References			
7.1. ROM: 2-PORT IP Core Signals for Intel MAX 10 Devices45		6.2. ROM: 1-PORT IP Core Parameters for Intel MAX 10 Devices	40
7.1. ROM: 2-PORT IP Core Signals for Intel MAX 10 Devices45	7	ROM: 2-PORT IP Core References	43
	٠.		



8. FIFO IP Core References	49
8.1. FIFO IP Core Signals for Intel MAX 10 Devices	
8.2. FIFO IP Core Parameters for Intel MAX 10 Devices	
8.3. FIFO Functional Timing Requirements	
8.4. SCFIFO ALMOST_EMPTY Functional Timing	
9. Shift Register (RAM-based) IP Core References	56
9.1. Shift Register (RAM-based) IP Core Signals for Intel MAX 10 Devices	
9.2. Shift Register (RAM-based) IP Core Parameters for Intel MAX 10 Devices	
10. ALTMEMMULT IP Core References	58
10.1. ALTMEMMULT IP Core Signals for Intel MAX 10 Devices	58
10.2. ALTMEMMULT IP Core Parameters for Intel MAX 10 Devices	
11. Document Revision History for the Intel MAX 10 Embedded Memory User Guide	50







1. Intel® MAX® 10 Embedded Memory Overview

Intel $^{\circledR}$ MAX $^{\circledR}$ 10 embedded memory block is optimized for applications such as high throughput packet processing, embedded processor program, and embedded data storage.





2. Intel MAX 10 Embedded Memory Architecture and **Features**

The Intel MAX 10 embedded memory structure consists of 9,216-bit (including parity bits) blocks. You can use each M9K block in different widths and configuration to provide various memory functions such as RAM, ROM, shift registers, and FIFO.

The following list summarizes the Intel MAX 10 embedded memory features:

- Embedded memory general features
- Embedded memory operation modes
- Embedded memory clock modes

Related Information

Intel MAX 10 Device Overview

For information about Intel MAX 10 devices embedded memory capacity and distribution.

2.1. Intel MAX 10 Embedded Memory General Features

Intel MAX 10 embedded memory supports the following general features:

- 8,192 memory bits per block (9,216 bits per block including parity).
- Independent read-enable (rden) and write-enable (wren) signals for each port.
- Packed mode in which the M9K memory block is split into two 4.5 K single-port RAMs.
- Variable port configurations.
- Single-port and simple dual-port modes support for all port widths.
- True dual-port (one read and one write, two reads, or two writes) operation.
- Byte enables for data input masking during writes.
- Two clock-enable control signals for each port (port A and port B).
- Initialization file to preload memory content in RAM and ROM modes.

2.1.1. Control Signals

The clock-enable control signal controls the clock entering the input and output registers and the entire M9K memory block. This signal disables the clock so that the M9K memory block does not see any clock edges and does not perform any operations.


The rden and wren control signals control the read and write operations for each port of the M9K memory blocks. You can disable the rden or wren signals independently to save power whenever the operation is not required.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

9001:2015 Registered



Figure 1. Register Clock, Clear, and Control Signals Implementation in M9K Embedded Memory Block



2.1.2. Parity Bit

You can perform parity checking for error detection with the parity bit along with internal logic resources. The M9K memory blocks support a parity bit for each storage byte. You can use this bit as either a parity bit or as an additional data bit. No parity function is actually performed on this bit. If error detection is not desired, you can use the parity bit as an additional data bit.

2.1.3. Read Enable

M9K memory blocks support the read enable feature for all memory modes.

Table 1. Effects of Read Enable on Data Output Port

If you	Then
Create the read-enable port and perform a write operation with the read enable port deasserted.	The data output port retains the previous values from the most recent active read enable.
Activate the read enable during a write operation or do not create a read-enable signal.	The output port shows either the new data being written and the old data at that address, or a "Don't Care" value when read-during-write occurs at the same address location.

2.1.4. Read-During-Write

The read-during-write operation occurs when a read operation and a write operation target the same memory location at the same time.





The read-during-write operation operates in the following ways:

- Same-port
- Mixed-port

Related Information

Customize Read-During-Write Behavior on page 16

2.1.5. Byte Enable

- Memory block that are implemented as RAMs support byte enables.
- The byte enable controls mask the input data, so that only specific bytes of data are written. The unwritten bytes retain the values written previously.
- The write enable (wren) signal, together with the byte enable (byteena) signal, control the write operations on the RAM blocks. By default, the byteena signal is high (enabled) and only the wren signal controls the writing.
- The byte enable registers do not have a clear port.
- M9K blocks support byte enables when the write port has a data width of ×16, ×18, ×32, or ×36 bits.
- Byte enables operate in a one-hot fashion. The Least Significant Bit (LSB) of the byteena signal corresponds to the LSB of the data bus. For example, if byteena = 01 and you are using a RAM block in ×18 mode, data[8:0] is enabled and data[17:9] is disabled. Similarly, if byteena = 11, both data[8:0] and data[17:9] are enabled.
- Byte enables are active high.

2.1.5.1. Byte Enable Controls

Table 2. M9K Blocks Byte Enable Selections

byteena[3:0]	Affected Bytes. Any Combination of Byte Enables is Possible.					
byteena[3.0]	datain x 16	datain x 18	datain x 32	datain x 36		
[0] = 1	[7:0]	[8:0]	[7:0]	[8:0]		
[1] = 1	[15:8]	[17:9]	[15:8]	[17:9]		
[2] = 1	_	_	[23:16]	[26:18]		
[3] = 1	_	_	[31:24]	[35:27]		

2.1.5.2. Data Byte Output


If you	Then
Deassert a byte-enable bit during a write cycle	The old data in the memory appears in the corresponding data-byte output.
Assert a byte-enable bit during a write cycle	The corresponding data-byte output depends on the Intel Quartus [®] Prime software setting. The setting can be either the newly written data or the old data at that location.





2.1.5.3. RAM Blocks Operations

Figure 2. Byte Enable Functional Waveform



For this functional waveform, New Data Mode is selected.

2.1.6. Packed Mode Support

You can implement two single-port memory blocks in a single block under the following conditions:

- Each of the two independent block sizes is less than or equal to half of the M9K block size. The maximum data width for each independent block is 18 bits wide.
- Each of the single-port memory blocks is configured in single-clock mode.

Related Information

Intel MAX 10 Embedded Memory Clock Modes on page 12


2.1.7. Address Clock Enable Support

- The address clock enable feature holds the previous address value for as long as the address clock enable signal (addressstall) is enabled (addressstall = 1).
- When you configure M9K memory blocks in dual-port mode, each port has its own independent address clock enable.
- Use the address clock enable feature to improve the effectiveness of cache memory applications during a cache-miss.
- The default value for the addressstall signal is low.
- The address register output feeds back to its input using a multiplexer. The addressstall signal selects the multiplexer output.






Figure 3. Address Clock Enable Block Diagram




2.1.7.1. Address Clock Enable During Read Cycle Waveform

Figure 4. Address Clock Enable Waveform During Read Cycle



2.1.7.2. Address Clock Enable During Write Cycle Waveform

Figure 5. Address Clock Enable Waveform During Write Cycle








2.1.8. Asynchronous Clear

You can selectively enable asynchronous clear per logical memory using the RAM: 1-PORT and RAM: 2-PORT IP cores.

Support of asynchronous clear in the M9k memory block:

- Read address registers—input registers other than read address registers are not supported. Asserting asynchronous clear to the read address register during a read operation might corrupt the memory content.
- Output registers—if applied to output registers, the asynchronous clear signal clears the output registers and the effects are immediate. If your RAM does not use output registers, you can still clear the RAM outputs using the output latch asynchronous clear feature.
- Output latches

Figure 6. Output Latch Asynchronous Clear Waveform



2.1.8.1. Resetting Registers in M9K Blocks

There are three ways to reset registers in the M9K blocks:

- Power up the device
- Use the aclr signal for output register only
- Assert the device-wide reset signal using the **DEV_CLRn** option

2.2. Intel MAX 10 Embedded Memory Operation Modes

The M9K memory blocks allow you to implement fully-synchronous SRAM memory in multiple operation modes. The M9K memory blocks do not support asynchronous (unregistered) memory inputs.

Note:

Violating the setup or hold time on the M9K memory block input registers may corrupt memory contents. This applies to both read and write operations.

2.2.1. Supported Memory Operation Modes

Table 3. Supported Memory Operation Modes in the M9K Embedded Memory Blocks

Memory Operation Mode	Related IP Core	Description
Single-port RAM	RAM: 1-PORT IP Core Single-port mode supports non-simultaneous read operations from a single address.	
		continued





Simple dual-port RAM	RAM: 2-PORT IP Core	Use the read enable port to control the RAM output ports behavior during a write operation: To show either the new data being written or the old data at that address, activate the read enable (rden) during a write operation. To retain the previous values that are held during the most recent active read enable, perform the write operation with the read enable port deasserted.
Simple dual-port RAM	RAM: 2-PORT IP Core	
	INT. 2 TOKT II COTE	You can simultaneously perform one read and one write operations to different locations where the write operation happens on Port A and the read operation happens on Port B. In this memory mode, the M9K memory blocks support separate wren and rden signals. To save power, keep rden signal low (inactive) when not reading.
True dual-port RAM	RAM: 2-PORT IP Core	You can perform any combination of two port operations: • Two reads, two writes, or; • One read and one write at two different clock frequencies. In this memory mode, the M9K memory blocks support separate wren and rden signals. To save power, keep rden signal low (inactive) when not reading.
Single-port ROM	ROM: 1-PORT IP Core	Only one address port is available for read operation. You can use the memory blocks as a ROM. Initialize the ROM contents of the memory blocks using a .mif or .hex file. The address lines of the ROM are registered. The outputs can be registered or unregistered. The ROM read operation is identical to the read operation in the single-port RAM configuration.
Dual-port ROM	ROM: 2-PORT IP Core	The dual-port ROM has almost similar functional ports as single-port ROM. The difference is dual-port ROM has an additional address port for read operation. You can use the memory blocks as a ROM. Initialize the ROM contents of the memory blocks using a .mif or .hex file. The address lines of the ROM are registered. The outputs can be registered or unregistered. The ROM read operation is identical to the read operation in the single-port RAM configuration.
Shift-register	Shift Register (RAM- based) IP Core	You can use the memory blocks as a shift-register block to save logic cells and routing resources. The input data width (w) , the length of the taps (m) , and the number of taps (n) determine the size of a shift register $(w \times m \times n)$. The size of the shift register must be less than or equal to the maximum number of memory bits $(9,216 \text{ bits})$. The size of $(w \times n)$ must be less than or equal to the maximum of width of the blocks (36 bits) .





Memory Operation Mode	Related IP Core	Description	
		You can cascade memory blocks to implement larger shift registers.	
FIFO	FIFO IP Core	You can use the memory blocks as FIFO buffers. Use the FIFO IP core in single clock FIFO (SCFIFO) mode and dual clock FIFO (DCFIFO) mode to implement single- and dual-clock FIFO buffers in your design. Use dual clock FIFO buffers when transferring data from one clock domain to another clock domain. The M9K memory blocks do not support simultaneous read and write from an empty FIFO buffer.	
Memory-based multiplier	ALTMEMMULT IP Core	You can use the memory blocks as a memory-based multiplier.	

2.3. Intel MAX 10 Embedded Memory Clock Modes

Clock Mode	Description	Modes				
		True Dual- Port	Simple Dual- Port	Single- Port	ROM	FIFO
Independent Clock Mode	A separate clock is available for the following ports: Port A—Clock A controls all registers on the port A side. Port B—Clock B controls all registers on the port B side.	Yes	_	_	Yes	_
Input/Output Clock Mode	 M9K memory blocks can implement input or output clock mode for single-port, true dual-port, and simple dual-port memory modes. An input clock controls all input registers to the memory block, including data, address, byteena, wren, and rden registers. An output clock controls the data-output registers. 	Yes	Yes	Yes	Yes	_
Read or Write Clock Mode	 M9K memory blocks support independent clock enables for both the read and write clocks. A read clock controls the data outputs, read address, and read enable registers. A write clock controls the data inputs, write address, and write enable registers. 	_	Yes	_	_	Yes
Single-Clock Mode	A single clock, together with a clock enable, controls all registers of the memory block.	Yes	Yes	Yes	Yes	Yes

Related Information

- Packed Mode Support on page 8
- Control Clocking to Reduce Power Consumption on page 19
- Output Read Data in Simultaneous Read and Write on page 13

2.3.1. Asynchronous Clear in Clock Modes

In all clock modes, asynchronous clear is available only for output latches and output registers. For independent clock mode, this is applicable on port A and port B.





2.3.2. Output Read Data in Simultaneous Read and Write

If you perform a simultaneous read/write to the same address location using the read or write clock mode, the output read data is unknown. If you want the output read data to be a known value, use single-clock or input/output clock mode and then select the appropriate read-during-write behavior in the RAM: 1-PORT and RAM: 2-PORT IP cores.

Related Information

Intel MAX 10 Embedded Memory Clock Modes on page 12

2.3.3. Independent Clock Enables in Clock Modes

Table 4. Supported Clock Modes for Independent Clock Enables

Clock Mode	Description
Read/write	Supported for both the read and write clocks.
Independent	Supported for the registers of both ports.

2.4. Intel MAX 10 Embedded Memory Configurations

2.4.1. Port Width Configurations

The following equation defines the port width configuration: Memory depth (number of words) \times Width of the data input bus.

- If your port width configuration (either the depth or the width) is more than the
 amount an internal memory block can support, additional memory blocks (of the
 same type) are used. For example, if you configure your M9K as 512 × 36, which
 exceeds the supported port width, two 512 × 18 M9Ks are used to implement your
 RAM.
- In addition to the supported configuration provided, you can set the memory depth to a non-power of two, but the actual memory depth allocated can vary. The variation depends on the type of resource implemented.
- If the memory is implemented in dedicated memory blocks, setting a non-power of two for the memory depth reflects the actual memory depth.
- When you implement your memory using dedicated memory blocks, refer to the Fitter report to check the actual memory depth.

2.4.2. Memory Configurations for Single-Port Modes

Table 5. Single-Port Memory Configurations for M9K Blocks

This table lists the configuration supported for single-port memory configuration.

Configuration	M9K Block
Depth × width	8192 × 1
	4096 × 2
	2048 × 4
	continued





Configuration	M9K Block
	1024 × 8
	1024 × 9
	512 × 16
	512 × 18
	256 × 32
	256 × 36

2.4.3. Memory Configurations for Dual-Port Modes

Table 6. Simple Dual-Port Memory Configurations for M9K Blocks

This table lists the configuration supported simple dual-port memory configuration.

Read Port	Write Port								
	8192 × 1	4096 × 2	2048 × 4	1024 × 8	512 × 16	256 × 32	1024 × 9	512 × 18	256 × 36
8192 × 1	Yes	Yes	Yes	Yes	Yes	Yes	_	_	-
4096 × 2	Yes	Yes	Yes	Yes	Yes	Yes	_	_	_
2048 × 4	Yes	Yes	Yes	Yes	Yes	Yes	_	_	-
1024 × 8	Yes	Yes	Yes	Yes	Yes	Yes	_	_	_
512 × 16	Yes	Yes	Yes	Yes	Yes	Yes	_	_	_
256 × 32	Yes	Yes	Yes	Yes	Yes	Yes	_	_	_
1024 × 9	_	_	_	_	_	_	Yes	Yes	Yes
512 × 18	_	_	_	_	_	_	Yes	Yes	Yes
256 × 36	_	_	_	_	_	_	Yes	Yes	Yes

Table 7. True Dual-Port Memory Configurations for M9K Blocks

This table lists the configuration supported true dual-port memory configuration.

Read Port	Write Port						
	8192 × 1	4096 × 2	2048 × 4	1024 × 8	512 × 16	1024 × 9	512 × 18
8192 × 1	Yes	Yes	Yes	Yes	Yes	_	_
4096 × 2	Yes	Yes	Yes	Yes	Yes	_	_
2048 × 4	Yes	Yes	Yes	Yes	Yes	_	_
1024 × 8	Yes	Yes	Yes	Yes	Yes	_	_
512 × 16	Yes	Yes	Yes	Yes	Yes	_	_
1024 × 9	_	_	_	_	_	Yes	Yes
512 × 18	_	_	_	_	_	Yes	Yes

2.4.4. Maximum Block Depth Configuration

The **Set the maximum block depth** parameter allows you to set the maximum block depth of the dedicated memory block you use. You can slice the memory block to your desired maximum block depth. For example, the capacity of an M9K block is 9,216





bits, and the default memory depth is 8K, in which each address is capable of storing 1 bit (8K \times 1). If you set the maximum block depth to 512, the M9K block is sliced to a depth of 512 and each address is capable of storing up to 18 bits (512 \times 18).

Use this parameter to save power usage in your devices and to reduce the total number of memory blocks used. However, this parameter might increase the number of LEs and affects the design performance.

When the RAM is sliced shallower, the dynamic power usage decreases. However, for a RAM block with a depth of 256, the power used by the extra LEs starts to outweigh the power gain achieved by shallower slices.

The maximum block depth must be in a power of two, and the valid values vary among different dedicated memory blocks.

This table lists the valid range of maximum block depth for M9K memory blocks.

Table 8. Valid Range of Maximum Block Depth for M9K Memory Blocks

Memory Block	Valid Range
м9К	256 - 8K. The maximum block depth must be in a power of two.

The IP parameter editor prompts an error message if you enter an invalid value for the maximum block depth. Intel recommends that you set the value of the **Set the maximum block depth** parameter to **Auto** if you are unsure of the appropriate maximum block depth to set or the setting is not important for your design. The **Auto** setting enables the Compiler to select the maximum block depth with the appropriate port width configuration for the type of internal memory block of your memory.







3. Intel MAX 10 Embedded Memory Design Consideration

There are several considerations that require your attention to ensure the success of your designs.

3.1. Implement External Conflict Resolution


In the true dual-port RAM mode, you can perform two write operations to the same memory location. However, the memory blocks do not have internal conflict resolution circuitry.

To avoid unknown data being written to the address, implement external conflict resolution logic to the memory block.

3.2. Customize Read-During-Write Behavior

Customize the read-during-write behavior of the memory blocks to suit your design requirements.

Difference Between the Two Types of Read-during-Write Operations —Same Figure 7. Port and Mixed Port.



Related Information

Read-During-Write on page 6

3.2.1. Same-Port Read-During-Write Mode

The same-port read-during-write mode applies to a single-port RAM or the same port of a true dual-port RAM.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

9001:2015 Registered



Table 9. Output Modes for Embedded Memory Blocks in Same-Port Read-During-Write Mode

This table lists the available output modes if you select the embedded memory blocks in the same-port read-during-write mode.

Output Mode	Description		
"new data" (flow-through)	The new data is available on the rising edge of the same clock cycle on which the new data is written.		
(When using New Data mode together with byte enable, you can control the output of the RAM: When byte enable is high, the data written into the memory passes to the output (flow-through). 		
	When byte enable is low, the masked-off data is not written into the memory and the old data in the memory appears on the outputs.		
	Therefore, the output can be a combination of new and old data determined by byteena.		
"don't care"	The RAM outputs reflect the old data at that address before the write operation proceeds.		

Figure 8. Same-Port Read-During-Write: New Data Mode





Figure 9. Same Port Read-During-Write: Old Data Mode








3.2.2. Mixed-Port Read-During-Write Mode

The mixed-port read-during-write mode applies to simple and true dual-port RAM modes where two ports perform read and write operations on the same memory address using the same clock—one port reading from the address, and the other port writing to it.

Table 10. Output Modes for RAM in Mixed-Port Read-During-Write Mode

Output Mode	Description
"old data"	A read-during-write operation to different ports causes the RAM output to reflect the "old data" value at the particular address.
"don't care"	The RAM outputs "don't care" or "unknown" value.

Figure 10. Mixed-Port Read-During-Write: Old Data Mode



In Don't Care mode, the old data is replaced with "Don't Care".

3.2.2.1. Mixed-Port Read-During-Write Operation with Dual Clocks

For mixed-port read-during-write operation with dual clocks, the relationship between the clocks determines the output behavior of the memory.

If You	Then	
Use the same clock for the two clocks	The output is the old data from the address location.	
Use different clocks	The output is unknown during the mixed-port read-during-write operation. This unknown value may be the old or new data at the address location, depending on whether the read happens before or after the write.	

3.3. Consider Power-Up State and Memory Initialization

Consider the power-up state of the different types of memory blocks if you are designing logic that evaluates the initial power-up values.





Table 11. Initial Power-Up Values of Embedded Memory Blocks

Memory Type	Output Registers	Power Up Value
М9К	Used	Zero (cleared)
	Bypassed	Zero (cleared)

By default, the Intel Quartus Prime software initializes the RAM cells to zero unless you specify a .mif.

All memory blocks support initialization with a .mif. You can create .mif files in the Intel Quartus Prime software and specify their use with the RAM IP when you instantiate a memory in your design. Even if a memory is preinitialized (for example, using a .mif), it still powers up with its output cleared. Only the subsequent read after power up outputs the preinitialized values.

Only the following Intel MAX 10 configuration modes support memory initialization:

- Single Compressed Image with Memory Initialization
- Single Uncompressed Image with Memory Initialization

Note:

The memory initialization feature is supported in Intel MAX 10 Flash and Analog feature options only.

Related Information

- Selecting Internal Configuration Modes
 Provides more information about selecting Intel MAX 10 internal configuration modes
- Intel MAX 10 Device Feature Options
 Provides information on devices that support memory initialization.

3.4. Control Clocking to Reduce Power Consumption

Reduce AC power consumption in your design by controlling the clocking of each memory block:

- Use the read-enable signal to ensure that read operations occur only when necessary. If your design does not require read-during-write, you can reduce your power consumption by deasserting the read-enable signal during write operations, or during the period when no memory operations occur.
- Use the Intel Quartus Prime software to automatically place any unused memory blocks in low-power mode to reduce static power.
- Create independent clock enable for different input and output registers to control the shut down of a particular register for power saving purposes. From the parameter editor, click **More Options** (beside the clock enable option) to set the available independent clock enable that you prefer.

Related Information

Intel MAX 10 Embedded Memory Clock Modes on page 12



3.5. Selecting Read-During-Write Output Choices

- Single-port RAM supports only same-port read-during-write. The clock mode must be either single clock mode or input/output clock mode.
- Simple dual-port RAM supports only mixed-port read-during-write. The clock mode must be either single clock mode, or input/output clock mode.
- True dual-port RAM supports same port read-during-write and mixed-port readduring-write:
 - For same port read-during-write, the clock mode must be either single clock mode, input/output clock mode, or independent clock mode.
 - For mixed port read-during-write, the clock mode must be either single clock mode, or input/output clock mode.

Note:

If you are not concerned about the output when read-during-write occurs and want to improve performance, select **Don't Care**. Selecting **Don't Care** increases the flexibility in the type of memory block being used if you do not assign block type when you instantiate the memory block.

Table 12. Output Choices for the Same-Port and Mixed-Port Read-During-Write

Memory Block	Single-Port RAM Simple Dual-Port RAM		True Dual-Port RAM		
	Same-Port Read- During-Write	Mixed-Port Read- During-Write	Same-Port Read- During-Write	Mixed-Port Read-During- Write	
м9К	Don't Care New Data Old Data	Old Data Don't Care	New Data Old Data	Old Data Don't Care	





4. RAM: 1-Port IP Core References

The RAM: 1-Port IP core implements the single-port RAM memory mode.

Figure 11. RAM: 1-Port IP Core Signals with the Single Clock Option Enabled





Figure 12. RAM: 1-Port IP Core Signals with the Dual Clock Option Enabled



4.1. RAM: 1-Port IP Core Signals For Intel MAX 10 Devices

Table 13. **RAM: 1-Port IP Core Input Signals**

Signal	Required	Description
data	Yes	Data input to the memory. The data port is required and the width must be equal to the width of the ${\bf q}$ port.
address	Yes	Address input to the memory.
wren	Yes	Write enable input for the wraddress port.
		continued

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

9001:2015 Registered



Signal	Required	Description
addressstall_a	Optional	Address clock enable input to hold the previous address of address_a port for as long as the addressstall_a port is high.
clock	Yes	The following list describes which of your memory clock must be connected to the clock port, and port synchronization in different clocking modes:
		 Single clock—Connect your single source clock to clock port. All registered ports are synchronized by the same source clock.
		Read/Write—Connect your write clock to clock port. All registered ports related to write operation, such as data_a port, address_a port, wren_a port, and byteena_a port are synchronized by the write clock.
		Input/Output—Connect your input clock to clock port. All registered input ports are synchronized by the input clock.
		 Independent clock—Connect your port A clock to clock port. All registered input and output ports of port A are synchronized by the port A clock.
clkena	Optional	Clock enable input for clock port.
rden	Optional	Read enable input for rdaddress port.
aclr	Optional	Asynchronously clear the registered input and output ports. The asynchronous clear effect on the registered ports can be controlled through their corresponding asynchronous clear parameter, such as indata_aclr, wraddress_aclr, and so on.
inclock	Optional	The following list describes which of your memory clock must be connected to the inclock port, and port synchronization in different clock modes:
		Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock.
		 Read/Write—Connect your write clock to inclock port. All registered ports related to write operation, such as data port, wraddress port, wren port, and byteena port are synchronized by the write clock.
		Input/Output—Connect your input clock to inclock port. All registered input ports are synchronized by the input clock.
inclocken	Optional	Clock enable input for inclock port.
outclock	Optional	The following list describes which of your memory clock must be connected to the outclock port, and port synchronization in different clock modes:
		Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock.
		Read/Write—Connect your read clock to outclock port. All registered ports related to read operation, such as rdaddress port, rdren port, and q port are synchronized by the read clock.
		Input/Output—Connect your output clock to outclock port. The registered q port is synchronized by the output clock.
outclocken	Optional	Clock enable input for outclock port.





Table 14. RAM: 1-Port IP Core Output Signals

Signal	Required	Description
ď	Yes	Data output from the memory. The ${\bf q}$ port must be equal in width to the data port.

4.2. RAM: 1-Port IP Core Parameters For Intel MAX 10 Devices

Table 15. RAM: 1-Port IP Core Parameters for Intel MAX 10 Devices

This table lists the IP core parameters applicable to Intel MAX 10 devices.

Paramet	er	Values	Description
Parameter Settings: Wi	idths/Blk Type/Cll	ks	
How wide should the 'q' output bus be?		1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 36, 40, 48, 64, 72, 108, 128, 144, and 256.	Specifies the width of the 'q' output bus in bits.
How many <x>-bit words of memory?</x>		32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, and 65536.	Specifies the number of <x>-bit words.</x>
What should the memo	ry block type be?		
Auto		On/Off	Specifies the memory block type. The types of
М9К		On/Off	memory block that are available for selection depends on your target device.
LC		On/Off	
Options	Use default logic cell style	On/Off	Specifies the logic cell implementation options. This option is enabled only when you choose LCs
	Use Stratix M512 emulation logic cell style	On/Off	memory type.
Set the maximum block d	epth to	Auto, 32, 64, 128, 256, 512, 1024, 2048, 4096, and 8192	Specifies the maximum block depth in words. This option is disabled when you choose LCs memory type.
What clocking method	would you like to	use?	
Single clock		On/Off	A single clock and a clock enable controls all registers of the memory block. This option is disabled when you choose LCs memory type.
Dual clock: use separate 'input' and 'output' clocks		On/Off	An input and an output clock controls all registers related to the data input and output to/from the memory block including data, address, byte enables, read enables, and write enables. This option is automatically enabled when you choose LCs memory type.
Parameter Settings: Re	gs/Clkens/Byte E	nable/Acirs	
Which ports should be	registered?		
'data' and 'wren' input ports		_	This option is automatically enabled. Specifies whether to register the data and wren input ports.
		•	continued





Parameter		Values	Description	
'address' input port		_	This option is automatically enabled. Specifies whether to register the address input ports.	
'q' output port		On/Off	Specifies whether to register the ${\bf q}$ output port.	
Create one clock enable signal.	e signal for each clock	On/Off	Specifies whether to turn on the option to create one clock enable signal for each clock signal.	
More Options	More Options Use clock enable for port A input registers		Specify whether to use clock enable for port A input registers.	
	Use clock enable for port A output registers	On/Off	Specify whether to use clock enable for port A output registers.	
	Create an 'addressstall_a' input port	On/Off	Specifies whether to create clock enables for address registers. You can create these ports to act as an extra active low clock enable input for the address registers.	
Create an 'aclr' asynch registered ports.	ronous clear for the	On/Off	Specifies whether to create an asynchronous clear port for the registered ports.	
More Options	'q' port	On/Off	Specifies whether the ${\tt q}$ port is cleared by the ${\tt aclr}$ port.	
Create a 'rden' read enable signal		On/Off	Specifies whether to create a rden read enable signal.	
Parameter Settings:	Read During Write O	ption		
Single Port Read Dur	ing Write Option			
What should the q output be when reading from a memory location being written to?		Don't Care New Data Old Data	Specifies the output behavior when read-during-write occurs. • Don't Care—The RAM outputs "don't care" or "unknown" values for read-during-write operation. • New Data—New data is available on the rising edge of the same clock cycle on which it was written. • Old Data— The RAM outputs reflect the old data at that address before the write operation proceeds.	
Get x's for write maske data when byte enable		On/Off	Turn on this option to obtain 'X' on the masked byte.	
Parameter Settings:	Mem Init			
Do you want to specify the initial content of the memory?				
No, leave it blank		On/Off	Specifies the initial content of the memory. Initialize the memory to zero.	
Initialize memory conte power-up in simulation		On/Off	Specifies the initial content of the memory. Initialize the memory to "Don't Care".	
Yes, use this file for the memory content data		On/Off	Allows you to specify a memory initialization file (.mif) or a hexadecimal (Intel-format) file (.hex).	
			continued	



4. RAM: 1-Port IP Core References

683431 | 2023.05.05



Parameter	Values	Description	
		Note: The configuration scheme of your device is Internal Configuration. In order to use memory initialization, you must select a single image configuration mode with memory initialization, for example the Single Compressed Image with Memory Initialization option. You can set the configuration mode on the Configuration page of the Device and Pin Options dialog box.	
Allow In-System Memory Content Editor to capture and update content independently of the system clock	On/Off	Specifies whether to allow In-System Memory Content Editor to capture and update content independently of the system clock.	
The 'Instance ID' of this RAM is	_	Specifies the RAM ID.	





5. RAM: 2-PORT IP Core References

The RAM: 2-PORT IP core implements the simple dual-port RAM and true dual-port RAM memory modes.

Figure 13. RAM: 2-Port IP Core Signals With the One Read Port and One Write Port, and Single Clock Options Enabled






Figure 14. RAM: 2-Port IP Core Signals with the One Read Port and One Write Port, and Dual Clock: Use Separate 'Read' and 'Write' Clocks Options Enabled




Figure 15. RAM: 2-Port IP Core Signals with the One Read Port and One Write Port, and Dual Clock: Use Separate 'Input' and 'Output' Clocks Options Enabled






Figure 16. RAM: 2-Port IP Core Signals with the Two Read/Write Ports and Single Clock Options Enabled




Figure 17. RAM: 2-Port IP Core Signals with the Two Read/Write Ports and Dual Clock: Use Separate 'Input' and 'Output' Clocks Options Enabled







Figure 18. RAM: 2-Port IP Core Signals with the Two Read/Write Ports and Dual Clock: Use Separate for A and B Ports Options Enabled



5.1. RAM: 2-Ports IP Core Signals (Simple Dual-Port RAM) For Intel MAX 10 Devices

Table 16. RAM: 2-Ports IP Core Input Signals (Simple Dual-Port RAM)

Signal	Required	Description	
data	Yes	Data input to the memory. The data port is required and the width must be equal to the width of the ${\bf q}$ port.	
wraddress	Yes	Write address input to the memory. The wraddress port is required and must be equal to the width of the raddress port.	
wren	Yes	Write enable input for wraddress port. The wren port is required.	
rdaddress	Yes	Read address input to the memory. The rdaddress port is required and must be equal to the width of wraddress port.	
clock	Yes	The following list describes which of your memory clock must be connected to the clock port, and port synchronization in different clock modes: • Single clock—Connect your single source clock to clock port. All registered ports are synchronized by the same source clock. • Read/Write—Connect your write clock to clock port. All registered ports	
		related to write operation, such as data_a port, address_a port, wren_a port, and byteena_a port are synchronized by the write clock.	
		Input/Output—Connect your input clock to clock port. All registered input ports are synchronized by the input clock.	
		Independent clock—Connect your port A clock to clock port. All registered input and output ports of port A are synchronized by the port A clock.	
inclock	Yes	The following list describes which of your memory clock must be connected to the inclock port, and port synchronization in different clock modes:	
	1	continued	







Signal	Required	Description	
		Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock. Read/Write—Connect your write clock to inclock port. All registered ports related to write operation, such as data port, wraddress port, wren port, and byteena port are synchronized by the write clock. Input/Output—Connect your input clock to inclock port. All registered input ports are synchronized by the input clock.	
outclock	Yes	 The following list describes which of your memory clock must be connected to the outclock port, and port synchronization in different clock modes: Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock. Read/Write—Connect your read clock to outclock port. All registered por related to read operation, such as rdaddress port, rdren port, and q por are synchronized by the read clock. Input/Output—Connect your output clock to outclock port. The registere port is synchronized by the output clock. 	
rden	Optional	Read enable input for rdaddress port. The rden port is supported when the use_eab parameter is set to OFF. Instantiate the IP core if you want to use read enable feature with other memory blocks.	
byteena_a	Optional	Byte enable input to mask the data_a port so that only specific bytes, nibbles, or bits of the data are written. The byteena_a port is not supported in the following conditions: If the implement_in_les parameter is set to ON. If the operation_mode parameter is set to ROM.	
outclocken	Optional	Clock enable input for outclock port.	
inclocken	Optional	Clock enable input for inclock port.	

Table 17. RAM: 2-Ports IP Core Output Signals (Simple Dual-Port RAM)

Signal	Required	Description	
ď	Yes	Data output from the memory. The ${\bf q}$ port is required, and must be equal to the width data port.	

5.2. RAM: 2-Port IP Core Signals (True Dual-Port RAM) for Intel MAX 10 Devices

Table 18. RAM: 2-Port IP Core Input Signals (True Dual-Port RAM)

Signal	Required	Description	
data_a	Optional	Data input to port A of the memory. The data_a port is required if the operation_mode parameter is set to any of the following values: • SINGLE_PORT • DUAL_PORT • BIDIR_DUAL_PORT	
address_a	Yes	Address input to port A of the memory. The address_a port is required for operation modes.	
wren_a	Optional	Write enable input for address_a port. The wren_a port is required if you set the operation_mode parameter to any of the following values:	
	1	continued	





Signal	Required	Description	
		• SINGLE_PORT • DUAL_PORT • BIDIR_DUAL_PORT	
data_b	Optional	Data input to port B of the memory. The data_b port is required if the operation_mode parameter is set to BIDIR_DUAL_PORT.	
address_b	Optional	Address input to port B of the memory. The address_b port is required if the operation_mode parameter is set to the following values: • DUAL_PORT • BIDIR_DUAL_PORT	
wren_b	Yes	Write enable input for address_b port. The wren_b port is required if you set the operation_mode parameter to BIDIR_DUAL_PORT.	
clock	Yes	The following list describes which of your memory clock must be connected to the clock port, and port synchronization in different clock modes: • Single clock—Connect your single source clock to clock port. All registered	
		 ports are synchronized by the same source clock. Read/Write—Connect your write clock to clock port. All registered ports related to write operation, such as data_a port, address_a port, wren_a port, and byteena_a port are synchronized by the write clock. 	
		 Input/Output—Connect your input clock to clock port. All registered input ports are synchronized by the input clock. Independent clock—Connect your port A clock to clock port. All registered input and output ports of port A are synchronized by the port A clock. 	
inclock	Yes	The following list describes which of your memory clock must be connected to the inclock port, and port synchronization in different clock modes: • Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock. • Read/Write—Connect your write clock to inclock port. All registered por related to write operation, such as data port, wraddress port, wren por and byteena port are synchronized by the write clock.	
		Input/Output—Connect your input clock to inclock port. All registers input ports are synchronized by the input clock.	
outclock	Yes	 The following list describes which of your memory clock must be connected to the outclock port, and port synchronization in different clock modes: Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock. Read/Write—Connect your read clock to outclock port. All registered ports related to read operation, such as rdaddress port, rdren port, and q port are synchronized by the read clock. Input/Output—Connect your output clock to outclock port. The registered q port is synchronized by the output clock. 	
rden_a	Optional	Read enable input for address_a port. The rden_a port is supported depending on your selected memory mode and memory block.	
rden_b	Optional	Read enable input for address_b port. The rden_b port is supported depending on your selected memory mode and memory block.	
byteena_a		Byte enable input to mask the data_a port so that only specific bytes, nibbles, or bits of the data are written. The byteena_a port is not supported in the following conditions:	
		continued	



Signal	Required	Description
		 If the implement_in_les parameter is set to ON. If the operation_mode parameter is set to ROM.
addressstall_a	Optional	Address clock enable input to hold the previous address of address_a port for as long as the addressstall_a port is high.
addressstall_b	Optional	Address clock enable input to hold the previous address of address_b port for as long as the addressstall_b port is high.

Table 19. RAM: 2-Port IP Core Output Signals (True Dual-Port RAM)

Signal	Required	Description	
q_a	Yes	Data output from Port A of the memory. The q_a port is required if the operation_mode parameter is set to any of the following values: • SINGLE_PORT • BIDIR_DUAL_PORT • ROM The width of q_a port must be equal to the width of data_a port.	
d_p	Yes	Data output from Port B of the memory. The q_b port is required if you set the operation_mode to the following values: • DUAL_PORT • BIDIR_DUAL_PORT The width of q_b port must be equal to the width of data_b port.	

5.3. RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices

Table 20. RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices

This table lists the IP core parameters applicable to Intel MAX 10 devices.

	Option	Legal Values	Description	
Parameter Settings	: General			
How will you be using the dual port RAM?		With one read port and one write port With two read/write ports	Specifies how you use the dual port RAM.	
How do you want to specify the memory size?		As a number of words As a number of bits	Determines whether to specify the memory size in words or bits.	
Parameter Settings	: Widths/ Blk Type			
How many <x>-bit words of memory?</x>		_	Specifies the number of <x>-bit words.</x>	
Use different data widths on different ports		On/Off	Specifies whether to use different data widths on different ports.	
Read/Write Ports	When you select With one read port and one write port, the following options are available: • How wide should the 'data_a' input bus be? • How wide should the 'q' output bus be?	1, 2, 3, 4, 5, 6, 7, 8, 9, 16, 18, 32, 36, 64, 72, 108, 128, 144, 256, and 288	Specifies the width of the input and output ports. The How wide should the 'q' output bus be? and the How wide should the 'q_b' output bus be? options are only available when you turn on the Use different data widths on different ports parameter.	
		1	continued	





Option			Legal Values	Description
	When you select With two read/write ports, the following options are available: How wide should the 'q_a' output bus be? How wide should the 'q_b' output bus be?			
What should the memory block type be?		•	Auto M9K LCs	Specifies the memory block type. The types of memory block that are available for selection depends on your target device. The LCs value is only available under the following conditions: Turn on the With one read port and one write port option Turn off Use different data widths on different ports option.
Option	How should the memory be implemented?	•	Use default logic cell style Use Stratix M512 emulation logic cell style	Specifies the logic cell implementation options. This option is enabled only when you choose LCs memory type.
Set the maximum block depth to		•	Auto 128 256 512 1024 2048 4096 8192	Specifies the maximum block depth in words.
Parameter Settings: C	lks/Rd, Byte En			
What clocking method would you like to use?		fol • • • Wi	hen you select With one read ort and one write port, the llowing values are available: Single clock Dual clock: use separate 'input' and 'output' clocks Dual clock: use separate 'read' and 'write' clocks hen you select With two had/write ports, the following ortions are available: Single clock Dual clock: use separate 'input' and 'output' clocks Dual clock: use separate clocks for A and B ports	Specifies the clocking method to use.



		Single clock—A single clock
		and a clock enable controls all registers of the memory block. • Dual Clock: use separate 'input' and 'output' clocks— An input clock controls all registers related to the data input to the embedded memory block including data, address, byte enables, read enables, and write enables. An output clock controls the data output registers. • Dual clock: use separate 'read' and 'write' clocks— A write clock controls the datainput, write-address, and write-enable registers while the read clock controls the dataoutput, read-address, and read-enable registers. • Dual clock: use separate clocks for A and B ports— Clock A controls all registers on the port A side; clock B controls all registers on the port B side. Each port also supports independent clock enables for both port A and port B registers, respectively.
Create a `rden' read enable signal		 Available when you select With one read port and one write port option. Specifies whether to create a read enable signal.
Create a 'rden_a' and 'rden_b' read enable signal		 Available when you select With two read/write ports option. Specifies whether to create a read enable signal for Port A and B.
Create byte enable for port A	On/Off	Specifies whether to create a byte enable for Port A and B. Turn on these options if you want to mask the input data so that only specific bytes, nibbles, or bits of data are written.
egs/Clkens/Acirs		
When you select With one read port and one write port, the following options are available: • Write input ports 'data_a', 'wreddress_a', and 'wren_a' • Read input ports 'rdaddress' and 'rden' • Read output port(s) 'q_a' and 'q_b'	On/Off	Specifies whether to register the read or write input and output ports.
•	en_b' read enable signal Create byte enable for port A Egs/Clkens/Aclrs When you select With one read port and one write port, the following options are available: Write input ports 'data_a', 'wraddress_a', and 'wren_a' Read input ports 'rdaddress' and 'rden' Read output port(s)	en_b' read enable signal Create byte enable for port A On/Off On/Of





When you select With two read /write ports, the following options are available: • Write input ports • Read output port(s) • Read output ports, • Read output por	Option		Legal Values	Description
one read port and one write port, the following options are available: • 'q_b' port When you select With two read/write ports, the following options are available: • 'q_a' port • 'q_b' port Create one clock enable signal for each clock signal. More Option When you select With one read port and one write port, the following option is available: • Clock enable options - Clock enable options: - Clock enable options: • Address options - Create an 'vq_adressstall' input port. When you select With two read / write ports, the following option is available: • Address options - Create an 'vq_addressstall' input port. When you select With two read / write ports, the following options are available: • Clock enable options - Create an 'vq_addressstall' input port. When you select With two read / write ports, the following options are available: • Clock enable options - Use clock enable for port A input registers - Use clock enable for port A output		two read/write ports, the following options are available: • Write input ports 'data_a', 'wraddress_a', and 'wren_a' write input ports • Read output port(s)		
signal. More Option When you select With one read port and one write port, the following option is available: Clock enable options Clock enable for port B input and output registers are turned on by default. You only need to specify whether to use clock enable for port input port. and output registers. Address options Create an 'wr_addressstall' input port. Create an 'rd_addressstall' input port. When you select With two read / write ports, the following options are available: Clock enable options Clock enable options Create an 'rd_addressstall' input port. When you select With two read / write ports, the following options are available: Clock enable options Use clock enable for port A input registers. Clock enable options Use clock enable for port A input registers. Use clock enable for port A input registers. Vau car create these ports to act as an extra active low clock enable input for the address registers.	More Option	one read port and one write port, the following options are available: • 'q_b' port When you select With two read/write ports, the following options are available: • 'q_a' port	On/Off	turned on by default. You only need to specify whether to register
one read port and one write port, the following option is available: • Clock enable options — Clock enable options: Use clock enable for write input registers • Address options — Create an 'wr_addressstall' input port. — Create an 'rd_addressstall' input port. When you select With two read / write ports, the following options are available: • Clock enable options — Use clock enable options — Use clock enable for port B input and output registers are turned on by default. You only need to specify whether to use clock enable for port A input and output registers. • Address options—Specifies whether to create clock enables for address registers. You can create these ports to act as an extra active low clock enable input for the address registers. • Create an 'rd_addressstall' input port. When you select With two read / write ports, the following options are available: • Clock enable options — Use clock enable for port A output			On/Off	option to create one clock enable
	More Option	one read port and one write port, the following option is available: • Clock enable options - Clock enable options: - Clock enable for write input registers • Address options - Create an 'wr_addressstall' input port. - Create an 'rd_addressstall' input port. When you select With two read / write ports, the following options are available: • Clock enable options - Use clock enable for port A input registers - Use clock enable for port A output	On/Off	enable for port B input and output registers are turned on by default. You only need to specify whether to use clock enable for port A input and output registers. • Address options—Specifies whether to create clock enables for address registers. You can create these ports to act as an extra active low clock enable input for the address



Option		Legal Values	Description
	Address options Create an 'addressstall_a' input port. Create an 'addressstall_b' input port.		
Create an 'aclr' asynchronous clear for the registered ports.		On/Off	Specifies whether to create an asynchronous clear port for the registered ports.
More Option	When you select With one read port and one write port, the following options are available: • 'rdaddress' port • 'q_b' port When you select With two read / write ports, the following options are available: • 'q_a' port • 'q_b' port	On/Off	Specifies whether the raddress, q_a, and q_b ports are cleared by the aclr port.
Parameter Settings: (Output 1		
Mixed Port Read- During-Write for Single Input Clock RAM	When you select With one read port and one write port, the following option is available: How should the q output behave when reading a memory location that is being written from the other port? When you select With two read / write ports, the following option is available: How should the q_a and q_b outputs behave when reading a memory location that is being written from the other port?	Old memory contents appear I do not care (the outputs will be undefined)	Specifies the output behavior when read-during-write occurs. • Old memory contents appear— The RAM outputs reflect the old data at that address before the write operation proceeds. • I do not care—This option functions differently when you turn it on depending on the following memory block type you select: — When you set the memory block type to Auto or M9K, the RAM outputs 'don't care or "unknown" values for read-during-write operation without analyzing the timing path.
Do not analyze the timing between write and read operation. Metastability issues are prevented by never writing and reading at the same address at the same time.		On/Off	This option is automatically turned on when you turn on the I do not care (The outputs will be undefined) option. This option enables the RAM to output 'don't care' or 'unknown' values for read-during-write operation without analyzing the timing path.
Parameter Settings: 0	Output 2 (This tab is only	available when you select two	read/write ports)
Port A Read-During- Write Option	What should the 'q_a' output be when reading from a memory location being written to?	New data Old Data	Specifies the output behavior when read-during-write occurs.
			continued





Option			Legal Values	Description
Port B Read-During- Write Option	What should the 'q_b' output be when reading from a memory location being written to?			New Data—New data is available on the rising edge of the same clock cycle on which it was written. Old Data—The RAM outputs reflect the old data at that address before the write operation proceeds.
Get x's for write masked bytes instead of old data when byte enable is used			On/Off	This option is automatically turned on when you select the New Data value. This option obtains 'X' on the masked byte.
Parameter Settings:	Mem Init			
Parameter Settings: Mem Init Do you want to specify the initial content of the memory?		•	No, leave it blank Yes, use this file for the memory content data	Specifies the initial content of the memory. To initialize the memory to zero, select No, leave it blank. To use a Memory Initialization File (.mif) or a Hexadecimal (Intel-format) File (.hex), select Yes, use this file for the memory content data. Note: The configuration scheme of your device is Internal Configuration. In order to use memory initialization, you must select a single image configuration mode with memory initialization, for example the Single Compressed Image with Memory Initialization option. You can set the configuration mode on the Configuration page of the Device and Pin Options dialog box.
The initial content file should conform to which port's dimension?		•	PORT_A PORT_B	Specifies which port's dimension that the initial content file should conform to.







6. ROM: 1-PORT IP Core References

The ROM: 1-PORT IP core implements the single-port ROM memory mode.

Figure 19. ROM: 1-PORT IP Core Signals with the Single Clock Option Enabled







Figure 20. ROM: 1-PORT IP Core Signals with the Dual Clock: Use Separate 'Input' and 'Output' Clocks Option Enabled



6.1. ROM: 1-PORT IP Core Signals For Intel MAX 10 Devices

Table 21. ROM: 1-PORT IP Core Input Signals

Signal	Required	Description	
address	Yes	Address input to the memory.	
addressstall_a	Optional	Address clock enable input to hold the previous address of address_a port for as long as the addressstall_a port is high.	
rden	Optional	Read enable input for rdaddress port. The rden port is supported when the use_eab parameter is set to OFF. Instantiate the IP if you want to use read enable feature with other memory blocks.	
clock	Yes	The following list describes which of your memory clock must be connected to the clock port, and port synchronization in different clock modes: • Single clock—Connect your single source clock to clock port. All registered ports are synchronized by the same source clock. • Read/Write—Connect your write clock to clock port. All registered ports related to write operation, such as data_a port, address_a port, wren_a port, and byteena_a port are synchronized by the write clock. • Input/Output—Connect your input clock to clock port. All registered input ports are synchronized by the input clock. • Independent clock—Connect your port A clock to clock port. All registered input and output ports of port A are synchronized by the port A clock.	
clken	Optional	Clock enable input for clock port.	
inclock	Yes	The following list describes which of your memory clock must be connected to the inclock port, and port synchronization in different clock modes:	
		continued	





Signal	Required	Description	
		Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock. Read/Write—Connect your write clock to inclock port. All registered ports related to write operation, such as data port, wraddress port, wren port, and byteena port are synchronized by the write clock. Input/Output—Connect your input clock to inclock port. All registered input ports are synchronized by the input clock.	
inclocken	Optional	Clock enable input for inclock port.	
outclock	Yes	The following list describes which of your memory clock must be connected to the outclock port, and port synchronization in different clock modes: • Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock. • Read/Write—Connect your read clock to outclock port. All registered ports related to read operation, such as rdaddress port, rdren port, and q port are synchronized by the read clock. • Input/Output—Connect your output clock to outclock port. The registered q port is synchronized by the output clock.	
outclocken	Optional	Clock enable input for outclock port.	

Table 22. ROM: 1-PORT IP Core Output Signals

Signal	Required	Description
đ	Yes	Data output from the memory. The ${\bf q}$ port is required, and must be equal to the width data port.

6.2. ROM: 1-PORT IP Core Parameters for Intel MAX 10 Devices

Table 23. ROM: 1-Port IP Core Parameters for Intel MAX 10 Devices

Option	Legal Values	Description
Parameter Settings: General		
How wide should the 'q' output bus be?	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 36, 40, 48, 64, 72, 108, 128, 144, and 256.	Specifies the width of the 'q' output bus in bits.
How many <x>-bit words of memory?</x>	32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, and 65536.	Specifies the number of <x>-bit words.</x>
What should the memory block type be?	Auto M9K	Specifies the memory block type. The types of memory block that are available for selection depends on your target device.
Set the maximum block depth to	Auto3264128	Specifies the maximum block depth in words.
	·	continued





Option		Legal Values	Description
		 256 512 1024 2048 4096 8192 	
What clocking method would you like to use?		Single clock Dual clock: use separate 'input' and 'output' clocks	Specifies the clocking method to use. • Single clock—A single clock and a clock enable controls all registers of the memory block. • Dual clock: use separate 'input' and 'output' clocks—An input and an output clock controls all registers related to the data input and output to/ from the memory block including data, address, byte enables, read enables, and write enables.
Parameter Setting	s: Regs/Clkens/Acirs		
Which ports should be registered?	'address' input port 'q' output port	On/Off	Specifies whether to register the 'address' input port and 'q' output port.
Create one clock enable signal for each clock signal.		On/Off	Specifies whether to turn on the option to create one clock enable signal for each clock signal.
More Options	Clock enable options Use clock enable for port A input registers Use clock enable for port A output registers Address options Create an 'addressstall_a' input port	On/Off	Clock enable options—Clock enable for port B input and output registers are turned on by default. You only need to specify whether to use clock enable for port A input and output registers. Address options—Specifies whether to create clock enables for address registers. You can create these ports to act as an extra active low clock enable input for the address registers.
Create an 'aclr' asynchronous clear for the registered ports.		On/Off	Specifies whether to create an asynchronous clear port for the registered ports.
More Options	'address' port 'q' port	On/Off	Specifies whether the address and q ports are cleared by the aclr port.
Create a 'rden' read enable signal		On/Off	Specifies whether to create a rden read enable signal.
Parameter Setting	s: Mem Init		
Do you want to specify the initial content of the memory?		Yes, use this file for the memory content data.	Specifies the initial content of the memory. In ROM mode you must specify a Memory Initialization File (.mif) or a Hexadecimal (Intelformat) File (.hex). The configuration scheme of your
			continued



Option	Legal Values	Description
		device is Internal Configuration. In order to use memory initialization, you must select a single image configuration mode with memory initialization, for example the Single Compressed Image with Memory Initialization option. You can set the configuration mode on the Configuration page of the Device and Pin Options dialog box.
Allow In-System Memory Content Editor to capture and update content independently of the system clock	On/Off	Specifies whether to allow In- System Memory Content Editor to capture and update content independently of the system clock.
The 'Instance ID' of this RAM is	_	Specifies the RAM ID.





7. ROM: 2-PORT IP Core References

This IP core implements the dual-port ROM memory mode. The dual-port ROM has almost similar functional ports as single-port ROM. The difference is dual-port ROM has an additional address port for read operation.

Figure 21. ROM: 2-PORT IP Core Signals with the Single Clock Option Enabled






Figure 22. ROM: 2-PORT IP Core Signals with the Dual Clock: Use Separate 'Input' and 'Output' Clocks Option Enabled





Figure 23. ROM: 2-PORT IP Core Signals with the Dual Clock: Use Separate Clocks for A and B Ports Option Enabled





7.1. ROM: 2-PORT IP Core Signals for Intel MAX 10 Devices

Table 24. ROM: 2-PORT IP Core Input Signals

Signal	Required	Description	
address_a	Yes	Address input to port A of the memory. The address_a port is required for all operation modes.	
rden_a	Optional	Read enable input for address_a port. The rden_a port is supported depending on your selected memory mode and memory block.	
address_b	Optional	Address input to port B of the memory. The address_b port is required if the operation_mode parameter is set to the following values: • DUAL_PORT • BIDIR_DUAL_PORT	
rden_b	Optional	Read enable input for address_b port. The rden_b port is supported depending on your selected memory mode and memory block.	
clock	Yes	The following list describes which of your memory clock must be connected to the clock port, and port synchronization in different clock modes: Single clock—Connect your single source clock to clock port. All registered ports are synchronized by the same source clock. Read/Write—Connect your write clock to clock port. All registered ports related	
		 to write operation, such as data_a port, address_a port, wren_a port, and byteena_a port are synchronized by the write clock. Input/Output—Connect your input clock to clock port. All registered input ports are synchronized by the input clock. Independent clock—Connect your port A clock to clock port. All registered input and output ports of port A are synchronized by the port A clock. 	
addressstall_a	Optional	Address clock enable input to hold the previous address of address_a port for as long as the addressstall_a port is high.	
addressstall_b	Optional	Address clock enable input to hold the previous address of address_b port for as long as the addressstall_b port is high.	
inclock	Yes	The following list describes which of your memory clock must be connected to the inclock port, and port synchronization in different clock modes: • Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock. • Read/Write—Connect your write clock to inclock port. The write clock synchronizes all registered ports related to write operation, such as data port, wraddress port, wren port, and byteena port. • Input/Output—Connect your input clock to inclock port. The input clock synchronizes all registered input ports.	
outclock	Yes	The following list describes which of your memory clock must be connected to the outclock port, and port synchronization in different clock modes: • Single clock—Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock. • Read/Write—Connect your read clock to outclock port. The read clock synchronizes all registered ports related to read operation, such as rdaddress port, rdren port, and q port. • Input/Output—Connect your output clock to outclock port. The output clock synchronizes the registered q port.	



Signal	Required	Description	
inclocken	Optional	Clock enable input for inclock port.	
outclocken	Optional	Clock enable input for outclock port.	
aclr	Optional	Asynchronously clear the registered input and output ports. The asynchronous clear effect on the registered ports can be controlled through their corresponding asynchronous clear parameter, such as indata_aclr and wraddress_aclr.	

Table 25. ROM: 2-PORT IP Core Output Signals

Signal	Required	Description	
q_a	Yes	Data output from port A of the memory. The q_a port is required if you set the operation_mode parameter to any of the following values: • SINGLE_PORT • BIDIR_DUAL_PORT • ROM The width of the q_a port must be equal to the width of the data_a port.	
d_p	Yes	Data output from port B of the memory. The q_b port is required if you set the operation_mode parameter to the following values: • DUAL_PORT • BIDIR_DUAL_PORT The width of q_b port must be equal to the width of data_b port.	

7.2. ROM: 2-Port IP Core Parameters For Intel MAX 10 Devices

Table 26. ROM:2-Port IP Core Parameters for Intel MAX 10 Devices

Option		Legal Values	Description	
Parameter Settings: Widths/Blk Type				
How do you want to specify the memory size?		As a number of words As a number of bits	Determines whether to specify the memory size in words or bits.	
How many <x>-l</x>	bit words of memory?	_	Specifies the number of <x>-bit words.</x>	
Use different data widths on different ports		On/Off	Specifies whether to use different data widths on different ports.	
Read Ports	How wide should the 'q_a' output bus be?	1, 2, 3, 4, 5, 6, 7, 8, 9, 16, 18, 32, 36, 64, 72,	Specifies the width of the input and output ports.	
	How wide should the 'q_b' output bus be?	108, 128, 144, 256, and 288	The How wide should the 'q_b' output bus be? option is only available when you turn on the Use different data widths on different ports parameter.	
What should the memory block type be?		Auto, M9K	Specifies the memory block type. The types of memory block that are available for selection depends on your target device.	
Set the maximum block depth to		Auto, 128, 256, 512, 1024, 2048, 4096, 8192	Specifies the maximum block depth in words.	
Parameter Settings: Clks/Rd, Byte En				
			continued	





	Option	Legal Values	Description	
What clocking method would you like to use?		Single clock Dual clock: use separate 'input' and 'output' clocks Dual clock: use separate clocks for A and B ports	Specifies the clocking method to use. Single clock—A single clock and a clock enable controls all registers of the memory block. Dual Clock: use separate 'input' and 'output' clocks—An input and an output clock controls all registers related to the data input and output to/ from the memory block including data, address, byte enables, read enables, and write enables. Dual clock: use separate clocks for A and B ports—Clock A controls all registers on the port A side; clock B controls all registers on the port B side. Each port also supports independent clock enables for both port A and port B registers, respectively.	
Create a 'rden_a' and	'rden_b' read enable signal	On/Off	Specifies whether to create read enable signals.	
Parameter Settings	: Regs/Clkens/Acirs			
Which ports should be registered?	Write input portsRead output port(s)	On/Off	Specifies whether to register the write input ports and/or read output ports.	
More Options	 Input ports 'address_a' port 'address_b' port Q output ports 'q_a' port 'q_b' port 	On/Off	The read and write input ports are turned on by default. You only need to specify whether to register the Q output ports.	
Create one clock enal signal.	Create one clock enable signal for each clock signal.		Specifies whether to turn on the option to create one clock enable signal for each clock signal.	
More Options	Clock enable options Use clock enable for port A input registers Use clock enable for port A output registers Address options Create an 'addressstall_a' input port. Create an 'addressstall_b' input port.	On/Off	Clock enable options—Clock enable for port B input and output registers are turned on by default. You only need to specify whether to use clock enable for port A input and output registers. Address options—Specifies whether to create clock enables for address registers. You can create these ports to act as an extra active low clock enable input for the address registers.	
Create an 'aclr' asynchronous clear for the registered ports.		On/Off	Specifies whether to create an asynchronous clear port for the registered ports.	
More Options • 'q_a' port • 'q_b' port		On/Off	Specifies whether the 'q_a', and 'q_b' ports are cleared by the aclr port.	
Parameter Settings: Mem Init				
Do you want to specify the initial content of the memory?		Yes, use this file for the memory content data	Specifies the initial content of the memory.	
			continued	





Option	Legal Values	Description
		To initialize the memory to zero, select No, leave it blank. To use a Memory Initialization File (.mif) or a Hexadecimal (Intel-format) File (.hex), select Yes, use this file for the memory content data. Note: The configuration scheme of your device is Internal Configuration. In order to use memory initialization, you must select a single image configuration mode with memory initialization, for example the Single Compressed Image with Memory Initialization option. You can set the configuration mode on the Configuration page of the Device and Pin Options dialog box.
The initial content file should conform to which port's dimension?	PORT_APORT_B	Specifies which port's dimension that the initial content file should conform to.





8. FIFO IP Core References

The FIFO IP core implements the FIFO mode, enabling you to use the memory blocks as FIFO buffers.

- Use the FIFO IP core in single clock FIFO (SCFIFO) and dual clock FIFO (DCFIFO) modes to implement single- and dual-clock FIFO buffers in your design.
- Dual clock FIFO buffers are useful when transferring data from one clock domain to another clock domain.
- The M9K memory blocks do not support simultaneous read and write from an empty FIFO buffer.

Figure 24. FIFO IP Core: SCFIFO Mode Signals





Figure 25. FIFO IP Core: DCFIFO Mode Signals



Related Information

FIFO Intel FPGA IP User Guide

Provides information on FIFO Intel® FPGA IP core through the parameterizable single-clock FIFO (SCFIFO) and dual-clock FIFO (DCFIFO) functions.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered



8.1. FIFO IP Core Signals for Intel MAX 10 Devices

Table 27. FIFO IP Core Input Signals

Signal	Required	Description	
clock	Yes	Positive-edge-triggered clock.	
wrclk	Yes	Positive-edge-triggered clock. Synchronizes the following ports: • data • wrreq • wrfull • wrempty • wrusedw	
rdclk	Yes	Positive-edge-triggered clock. Synchronizes the following ports: q rdreq rdfull rdempty rdusedw	
data	Yes	Holds the data to be written in the FIFO IP core when the wrreq signal is asserted. If you manually instantiate the FIFO IP core, ensure that the port width is equal to the How wide should the FIFO be? parameter.	
wrreq	Yes	Assert this signal to request for a write operation. Ensure that the following conditions are met: Do not assert the wrreq signal when the full (for the FIFO IP core in SCFIFO mode) or wrfull (for the FIFO IP core in DCFIFO mode) port is high. Enable the overflow protection circuitry or turn on the Disable overflow checking. Writing to a full FIFO will corrupt contents parameter so that the FIFO IP core can automatically disable the wrreq signal when it is full. The wrreq signal must meet the functional timing requirement based on the full or wrfull signal. Do not assert the wrreq signal during the deassertion of the aclr signal. Violating this requirement creates a race condition between the falling edge of the aclr signal and the rising edge of the write clock if the wrreq port is set to high.	
rdreq	Yes	Assert this signal to request for a read operation. The rdreq signal acts differently in normal synchronous FIFO mode and show-ahead mode synchronous FIFO modes. Ensure that the following conditions are met: • Do not assert the rdreq signal when the empty (for the FIFO IP core in SCFIFO mode) or rdempty (for the FIFO IP core in DCFIFO mode) port is high. Enable the underflow protection circuitry or turn on the Disable underflow checking. Reading from an empty FIFO will corrupt contents parameter so that the FIFO IP core can automatically disable the rdreq signal when it is empty. The rdreq signal must meet the functional timing requirement based on the empty or rdempty signal.	
sclr	No	Assert this signal to clear all the output status ports, but the effect on the q output	
aclr	No	may vary for different FIFO configurations. There are no minimum number of clock cycles for aclr signals that must remain active.	





Table 28. FIFO IP Core Output Signals

Signal	Required	Description
đ	Yes	Shows the data read from the read request operation. In SCFIFO and DCFIFO modes, the width of the ${\tt q}$ port must be equal to the width of the data port. If you manually instantiate the IPs, ensure that the port width is equal to the How wide should the FIFO be? parameter.
full	No	When asserted, the FIFO IP core is considered full. Do not perform write request operation when the FIFO IP core is full. In general, the rdfull signal is a delayed
wrfull		version of the wrfull signal. However, the rdfull signal functions as a
rdfull		combinational output instead of a derived version of the wrfull signal. Therefore, you must always refer to the wrfull port to ensure whether or not a valid write request operation can be performed, regardless of the target device.
empty	No	When asserted, the FIFO IP core is considered empty. Do not perform read request operation when the FIFO IP core is empty. In general, the wrempty signal is a
wrempty		layed version of the rdempty signal. However, the wrempty signal functions as a
rdempty		combinational output instead of a derived version of the rdempty signal. Therefore, you must always refer to the rdempty port to ensure whether or not a valid read request operation can be performed, regardless of the target device.
almost_full	No	Asserted when the usedw signal is greater than or equal to the Almost full parameter. It is used as an early indication of the full signal.
almost_empty	No	Asserted when the usedw signal is less than the Almost empty parameter. It is used as an early indication of the empty signal.
usedw	No	Show the number of words stored in the FIFO. Ensure that the port width is equal to the usedw[] parameter if you manually instantiate the FIFO IP core in SCFIFO or
wrusedw		DCFIFO modes.
rdusedw		

8.2. FIFO IP Core Parameters for Intel MAX 10 Devices

Table 29. FIFO IP Core Parameters for Intel MAX 10 Devices

Parameter	HDL Parameter	Description
How wide should the FIFO be?	lpm_width	Specifies the width of the data and ${\bf q}$ ports for the FIFO IP core in SCFIFO mode and DCFIFO mode.
Usedw[]	lpm_widthu	Specifies the width of the usedw port for the FIFO IP core in SCFIFO mode, or the width of the rdusedw and wrusedw ports for the FIFO IP core in DCFIFO mode.
How deep should the FIFO be?	lpm_numwords	Specifies the depths of the FIFO you require. The value must be at least 4 . The value assigned must comply with the 2 ^{LPM_WIDTHU} equation.
Which kind of read access do you want with the rdreq signal?	lpm_showahead	Specifies whether the FIFO is in normal synchronous FIFO mode or show-ahead mode synchronous FIFO mode. For normal synchronous FIFO mode, the FIFO IP core treats the rdreq port as a normal read request that only performs read operation when the port is asserted. For show-ahead mode synchronous FIFO mode, the FIFO IP core treats the rdreq port as a read-acknowledge that automatically outputs the first word of valid data in the FIFO IP core (when the empty or rdempty port is low) without asserting the rdreq signal. Asserting the rdreq signal causes the FIFO IP core to output the next data word, if available. If you turn on this parameter, you may reduce performance.
		continued







prevents the race condition between the wrreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by default. Add circuit to synchronize read_aclr_syn Specifies whether or not to add a circuit that causes the aclr port	Parameter	HDL Parameter	Description
Writing to a full FIFO will corrupt contents king overflow checking that disables the writer aport when the FIFO IP core is full. This parameter is enabled by default. Disable underflow checking. Reading from an empty FIFO will corrupt contents. underflow checking that disables the rafter port when the FIFO IP core is empty. This parameter is enabled by default. Note that reading from an empty SCFIFO mode gives unpredictable results. Add an extra MSB to usedw (i) add_usedw_mab _bit by increasing the width, it prevents the FIFO IP core from rolling over to zero when it is full. This parameter is disabled by default. How many sync stages?(i) rdsync_delayp jipe Specifies the number of synchronization stages in the cross clock domain. The value of the radync_delaypipe parameter relates the synchronization stages from the write control logic to the write control logic. Set the responshorates to set the number of synchronization stages from the read control logic to the write control logic. Set these parameters to set the number of synchronization stages from the read control logic to the write control logic. Set these parameters to set the number of synchronization stages from the read control logic to the read control logic. The write clocks_are_synchronization stages in the cross clock domain. The value of the radync_delaypipe parameter relates the synchronization stages from the write control logic. Use the synchronization stages in the cross clock domain. The value of the radync_delaypipe parameter relates the synchronization stages from the write control logic to the read control logic to the read control logic. The writer set is synchronization stages from the writer and control logic to the read control logic to the read control logic. How many	clock for reading and writing	lpm_type	
underflow checking that disables the rdreq port when the FIFO I will corrupt contents.	Writing to a full FIFO will	_	overflow checking that disables the wrreq port when the FIFO IP
By increasing the width, it prevents the FIFO IP core from rolling over to zero when it is full. This parameter is disabled by default. How many sync stages?(1)	Reading from an empty FIFO	_	underflow checking that disables the rdreq port when the FIFO IP core is empty. This parameter is enabled by default. Note that
domain. The value of the <code>rdsync_delaypipe</code> parameter relates the synchronization stages from the write control logic to the read control logic; the <code>wrsync_delaypipe</code> parameter relates the synchronization stages from the mite control logic to the write control logic. Use these parameters to set the number of synchronization stages if the clocks are not synchronized, and set the clocks_are_synchronized parameter to FALSE. The actual synchronization stage implemented relates variously to the parameter value assigned and depends on the target device. How many sync stages? wrsync_delayp			By increasing the width, it prevents the FIFO IP core from rolling
domain. The value of the rdsync_delaypipe parameter relates the synchronization stages from the write control logic to the read control logic; the wrsync_delaypipe parameter relates the synchronization stages from the write control logic to the read control logic. Use these parameters to set the number of synchronization stages if the clocks are not synchronized, and set the clocks_are_synchronized parameter to FALSE. The actual synchronization stage implemented relates variously to the parameter value assigned and depends on the target device. Implement FIFO storage with logic cells only, even if the device contains memory blocks. This parameter is disabled by default. If you turn off this parameter, the FIFO IP core is constructed using RAM blocks. This parameter is disabled by default. If you turn off this parameter, the FIFO IP core is implemented in logic elements, regardless of the memory block type assigned to the What should the memory block type be parameter. Add circuit to synchronize 'archive transport to be internally synchronized by the wrclk clock. Adding the circuit revents the race condition between the wrreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by default. Add circuit to synchronize 'read_aclr_syn' ch' object the race condition between the wrreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by default. Specifies whether or not to add a circuit that causes the aclr port to be internally synchronized by the rdclk clock. Adding the circuit prevents the race condition between the rdreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by default. Which type of optimization do you want? Decision of the fIFO. The values are TRUE and FALSE. If omitted, the default value is FALSE. You must only set the parameter to TRUE if the write clock and the	How many sync stages? ⁽¹⁾		domain. The value of the rdsync_delaypipe parameter relates the synchronization stages from the write control logic to the read control logic; the wrsync_delaypipe parameter relates the synchronization stages from the read control logic to the write control logic. Use these parameters to set the number of synchronization stages if the clocks are not synchronized, and set the clocks_are_synchronized parameter to FALSE. The actual synchronization stage implemented relates variously to the
blocks. This parameter is disabled by default. If you turn off this parameter, the FIFO IP core is implemented in logic elements, regardless of the memory block type assigned to the What should the memory block type be parameter. Add circuit to synchronize 'aclr' input with 'wrclk'(1) Add circuit to synchronize 'aclr' input with 'wrclk'(1) Add circuit to synchronize 'aclr' input with 'rdclk' Add circuit to synchronize 'aclr' input with 'wrclk' Add circuit to synchronize 'aclr' input with 'acle 'acle aclr' ports that could corrupt the FIFO IP core. This parameter is disabled by default. Specifies whether or not to add a circuit that causes the aclr port to be internally synchronized by the rdclk clock. Adding the circuit prevents the race condition between the rdreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by default. Which type of optimization do you want? Clocks_are_sy nchronized, which in turn determines the number of internal synchronized, which in turn determines the number of internal synchronized, which in turn determines the number of internal synchronization stages added for stable operation of the FIFO. The values are TRUE and FALSE. If omitted, the default value is FALSE. You must only set the parameter to TRUE if the write clock and the	How many sync stages? ⁽¹⁾		domain. The value of the rdsync_delaypipe parameter relates the synchronization stages from the write control logic to the read control logic; the wrsync_delaypipe parameter relates the synchronization stages from the read control logic to the write control logic. Use these parameters to set the number of synchronization stages if the clocks are not synchronized, and set the clocks_are_synchronized parameter to FALSE. The actual synchronization stage implemented relates variously to the
'aclr' input with 'wrclk'(1) nch to be internally synchronized by the wrclk clock. Adding the circuit prevents the race condition between the wrreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by default. Add circuit to synchronize 'aclr' input with 'rdclk' read_aclr_syn ch Specifies whether or not to add a circuit that causes the aclr port to be internally synchronized by the rdclk clock. Adding the circuit prevents the race condition between the rdreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by default. Which type of optimization do you want?(1) clocks_are_sy nchronized Specifies whether or not the write and read clocks are synchronized, which in turn determines the number of internal synchronization stages added for stable operation of the FIFO. The values are TRUE and FALSE. If omitted, the default value is FALSE. You must only set the parameter to TRUE if the write clock and the	with logic cells only, even if the device contains memory	use_eab	blocks. This parameter is disabled by default. If you turn off this parameter, the FIFO IP core is implemented in logic elements, regardless of the memory block type assigned to the What should
'aclr' input with 'rdclk' ch to be internally synchronized by the rdclk clock. Adding the circuit prevents the race condition between the rdreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by default. Which type of optimization do you want?(1) Specifies whether or not the write and read clocks are synchronized, which in turn determines the number of internal synchronization stages added for stable operation of the FIFO. The values are TRUE and FALSE. If omitted, the default value is FALSE. You must only set the parameter to TRUE if the write clock and the			to be internally synchronized by the wrclk clock. Adding the circuit prevents the race condition between the wrreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by
do you want?(1) nchronized synchronized, which in turn determines the number of internal synchronization stages added for stable operation of the FIFO. The values are TRUE and FALSE. If omitted, the default value is FALSE. You must only set the parameter to TRUE if the write clock and the		_	to be internally synchronized by the rdclk clock. Adding the circuit prevents the race condition between the rdreq and aclr ports that could corrupt the FIFO IP core. This parameter is disabled by
continued			synchronized, which in turn determines the number of internal synchronization stages added for stable operation of the FIFO. The values are TRUE and FALSE. If omitted, the default value is FALSE. You must only set the parameter to TRUE if the write clock and the read clock are always synchronized and they are multiples of each

⁽¹⁾ Applicable in DCFIFO mode only.





Parameter	HDL Parameter	Description
		other. Otherwise, set this to FALSE to avoid metastability problems. If the clocks are not synchronized, set the parameter to FALSE, and use the rdsync_delaypipe and wrsync_delaypipe parameters to determine the number of synchronization stages required.
What should the memory block type be	ram_block_typ e	Specifies the target device's memory block to be used. To get the proper implementation based on the RAM configuration that you set, allow the Intel Quartus Prime software to automatically choose the memory type by ignoring this parameter and turn on the Implement FIFO storage with logic cells only, even if the device contains memory blocks. parameter. This gives the Compiler the flexibility to place the memory function in any available memory resource based on the FIFO depth required.
Would you like to register the output to maximize the performance but use more area? ⁽²⁾	add_ram_outpu t_register	Specifies whether to register the q output. The values are Yes (best speed) and No (smallest area). The default value is No (smallest area).
Becomes true when usedw[] is greater than or equal to:(2) Almost full(2)	almost_full_v alue	Sets the threshold value for the almost_full port. When the number of words stored in the FIFO IP core is greater than or equal to this value, the almost_full port is asserted.
Almost empty ⁽²⁾	almost_empty_	Sets the threshold value for the almost_empty port. When the
Becomes true when usedw[] is less than:(2)	value	number of words stored in the FIFO IP core is less than this value, the almost_empty port is asserted.
Currently selected device family	intended_devi ce_family	Specifies the intended device that matches the device set in your Intel Quartus Prime project. Use this parameter only for functional simulation.

8.3. FIFO Functional Timing Requirements

The wrreq signal is ignored (when FIFO is full) if you enable the overflow protection circuitry in the FIFO Intel FPGA IP parameter editor, or set the OVERFLOW_CHECKING parameter to ON. The rdreq signal is ignored (when FIFO is empty) if you enable the underflow protection circuitry in the FIFO Intel FPGA IP core interface, or set the UNDERFLOW_CHECKING parameter to ON.

If the protection circuitry is not enabled, you must meet the following functional timing requirements:

Table 30. Functional Timing Requirements

DCFIFO	SCFIFO
Deassert the wrreq signal in the same clock cycle when the wrfull signal is asserted.	Deassert the wrreq signal in the same clock cycle when the full signal is asserted.
Deassert the rdreq signal in the same clock cycle when the rdempty signal is asserted. You must observe these requirements regardless of expected behavior based on wrclk and rdclk frequencies.	Deassert the rdreq signal in the same clock cycle when the empty signal is asserted.

⁽²⁾ Applicable in SCFIFO mode only.





Figure 26. Functional Timing for the wrreq Signal and the wrfull Signal

This figure shows the behavior for the wrreq and the wrfull signals.





Figure 27. Functional Timing for the rdreq Signal and the rdempty Signal

This figure shows the behavior for the rdreg the rdempty signals.




The required functional timing for the DCFIFO as described previously is also applied to the SCFIFO. The difference between the two modes is that for the SCFIFO, the wrreq signal must meet the functional timing requirement based on the full signal and the rdreq signal must meet the functional timing requirement based on the empty signal.

8.4. SCFIFO ALMOST_EMPTY Functional Timing

In SCFIFO, the almost_empty is asserted only when the usedw is less than the almost_empty_value that you set. The almost_empty signal does not consider the data readiness at the output. When the almost_empty_value is set too low, it is possible to observe that SCFIFO asserts the empty signal without asserting the almost_emtpy signal.

Figure 28. Example of empty Signal Assertion without Asserting almost_empty Signal



In this example, the almost_empty_value is 1 which means the almost_empty asserts when usedw is 0. There are three words in the FIFO before the read request is received. After the first read, the wrreq asserts and the rdreq signal remains high.



8. FIFO IP Core References

683431 | 2023.05.05



The usedw remains at 2. In the next cycle, the wrreq de-asserts but there is another rdreq going on. The usedw decrease to 1 and the almost_empty signal remains low. However, the write data has not been written into the FIFO due to the write latency. The empty signal asserts to indicate the FIFO is empty.






9. Shift Register (RAM-based) IP Core References

The Shift Register (RAM-based) IP core contains additional features not found in a conventional shift register. You can use the memory blocks as a shift-register block to save logic cells and routing resources. You can cascade memory blocks to implement larger shift registers.

Figure 29. Shift Register (RAM-based) IP Core Signals



9.1. Shift Register (RAM-based) IP Core Signals for Intel MAX 10 Devices

Table 31. Shift Register (RAM-based) IP Core Input Signals

Signal	Required	Description
shiftin[]	Yes	Data input to the shifter. Input port WIDTH bits wide.
clock	Yes	Positive-edge triggered clock.
clken	No	Clock enable for the clock port. clken defaults to VCC.
aclr	No	Asynchronously clears the contents of the shift register chain. The shiftout outputs are cleared immediately upon the assertion of the aclr signal.

Table 32. Shift Register (RAM-based) IP Core Output Signals

Signal	Required	Description
shiftout[]	Yes	Output from the end of the shift register. Output port WIDTH bits wide.
taps[]	Yes	Output from the regularly spaced taps along the shift register. Output port WIDTH * NUMBER_OF_TAPS wide. This port is an aggregate of all the regularly spaced taps (each WIDTH bits) along the shift register.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



9.2. Shift Register (RAM-based) IP Core Parameters for Intel MAX 10 Devices

Table 33. Shift Register (RAM-based) IP Core Parameters for Intel MAX 10 Devices

Option	Values	Description
How wide should the "shiftin" input and the "shiftout" output buses be?	1, 2, 3, 4, 5, 6, 7, 8, 12, 16, 24, 32, 48, 64, 96, 128, 192, and 256.	Specifies the width of the input pattern.
How many taps would you like?	1, 2, 3, 4, 5, 6, 7, 8, 12, 16, 24, 32, 48, 64, 96, and 128.	Specifies the number of regularly spaced taps along the shift register.
Create groups for each tap output	On/Off	Creates groups for each tap output.
How wide should the distance between taps be?	3, 4, 5, 6, 7, 8, 16, 32, 64, and 128	Specifies the distance between the regularly spaced taps in clock cycles. This number translates to the number of RAM words that will be used. The value must be at least 3 .
Create a clock enable port	On/Off	Creates the clken port
Create an asynchronous clear port	On/Off	Creates the aclr port.
What should the RAM block type be?	Auto, M9K	Specifies the RAM block type.








10. ALTMEMMULT IP Core References

The ALTMEMMULT IP core creates only memory-based multipliers using on-chip memory blocks found in M9K memory blocks.

Figure 30. ALTMEMMULT IP Core Signals



10.1. ALTMEMMULT IP Core Signals for Intel MAX 10 Devices

Table 34. ALTMEMMULT IP Core Input Signals

Signal	Required	Description
clock	Yes	Clock input to the multiplier.
coeff_in[]	No	Coefficient input port for the multiplier. The size of the input port depends on the WIDTH_C parameter value.
data_in[]	Yes	Data input port to the multiplier. The size of the input port depends on the WIDTH_D parameter value.
sclr	No	Synchronous clear input. If unused, the default value is active high.
sel[]	No	Fixed coefficient selection. The size of the input port depends on the WIDTH_S parameter value.
sload_coeff	No	Synchronous load coefficient input port. Replaces the current selected coefficient value with the value specified in the coeff_in input.
sload_data	No	Synchronous load data input port. Signal that specifies new multiplication operation and cancels any existing multiplication operation. If the MAX_CLOCK_CYCLES_PER_RESULT parameter has a value of 1, the sload_data input port is ignored.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Table 35. ALTMEMMULT IP Core Output Signals

Signal	Required	Description
result[]	Yes	Multiplier output port. The size of the input port depends on the WIDTH_R parameter value.
result_valid	Yes	Indicates when the output is the valid result of a complete multiplication. If the MAX_CLOCK_CYCLES_PER_RESULT parameter has a value of 1, the result_valid output port is not used.
load_done	No	Indicates when the new coefficient has finished loading. The load_done signal asserts when a new coefficient has finished loading. Unless the load_done signal is high, no other coefficient value can be loaded into the memory.

10.2. ALTMEMMULT IP Core Parameters for Intel MAX 10 Devices

Table 36. ALTMEMMULT IP Core Parameters for Intel MAX 10 Devices

Option	Values	Description
How wide should the 'data_in' input bus be?	2, 3, 4, 5, 6, 7, 8, 16, 24, and 32	Specifies the width of the data_in port.
What is the representation of 'data_in'?	SIGNED, UNSIGNED	Specifies whether the data_in input port is signed or unsigned.
How wide should the coefficient be?	2, 3, 4, 5, 6, 7, 8, 16, 24	Specifies the width of the coeff_in port.
What is the representation of the coefficient?	SIGNED, UNSIGNED	Specifies whether the coeff_in input port and the pre- loaded coefficients are signed or unsigned.
What is the value of the initial coefficient?	0, 1, 2, 3, and 4	Specifies value of the first fixed coefficient.
Create ports to allow loading coefficients	On/Off	Creates the coeff_in and sload_coeff port.
Create a synchronous clear input	On/Off	Creates the sclr port.
What should the RAM block type be?	Auto, M9K	Specifies the RAM block type.





11. Document Revision History for the Intel MAX 10 Embedded Memory User Guide

Document Version	Changes
2023.05.05	Added new topics: — FIFO Functional Timing Requirements — SCFIFO ALMOST_EMPTY Functional Timing Removed DCFIFO_MIXED_WIDTH information as it is not supported in Intel MAX 10 devices in the following topics: — FIFO IP Core Output Signals table in FIFO IP Core Signals for Intel MAX 10 Devices topic. — FIFO IP Core Parameters for Intel MAX 10 Devices table in FIFO IP Core Parameters for Intel MAX 10 Devices topic.
2021.09.17	Updated the description for Dual clock: use separate 'input' and 'output' clocks in Table: RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices.
2018.06.12	 Renamed the document as Intel MAX 10 Embedded Memory User Guide. Added a new Topic: Memory Configurations for Single-Port Modes. Updated the following Topics: — Byte Enable — RAM Blocks Operations — Port Width Configurations Updated the following Tables: — Effects of Read Enable on Data Output Port — Simple Dual-port Memory Configurations for M9K Blocks. — RAM: 1-Port IP Core Output Signals — RAM: 1-Port IP Core Parameters for Intel MAX 10 Devices — RAM: 2-Port IP Core Parameters for Intel MAX 10 Devices — ROM: 1-Port IP Core Parameters for Intel MAX 10 Devices — ROM: 2-Port IP Core Parameters for Intel MAX 10 Devices — FIFO IP Core Output Signals — FIFO IP Core Parameters for Intel MAX 10 Devices Updated for latest Intel branding standards.

Date	Version	Changes
February 2017	2017.02.21	Rebranded as Intel.
October 2016	2016.10.31	Added note stating that the memory initialization feature is supported in MAX 10 Analog and Flash feature options only.
		continued

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered

11. Document Revision History for the Intel MAX 10 Embedded Memory User Guide 683431 | 2023.05.05



Date	Version	Changes
November 2015	2015.11.02	 Revised the title for the tables in the Embedded Memory Configuration topic. Added a link to the MAX 10 FPGA Device Overview in the Consider Power-Up State and Memory Initialization topic. Changes instances of Quartus II to Quartus Prime.
May 2015	2015.05.04	 Updated 'Yes, use this file for the memory content data' parameter note for RAM:1-Port, RAM:2-Port, ROM:1-Port, and ROM:2-Port. Added information about the internal configuration mode that supports memory initialization in 'Consider Power-Up State and Memory Initialization'
September 2014	2014.09.22	Initial release.