Article ID: 000099491 Content Type: Error Messages Last Reviewed: 08/13/2024

Why do the GTS HDMI FPGA IP, GTS SDI II FPGA IP, and GTS DisplayPort PHY FPGA IP fail to compile when the RX and TX are combined in Dual Simplex mode with an empty TX channel?

Environment

  • Intel® Quartus® Prime Pro Edition
  • HDMI
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Quartus® Prime Pro Edition Software version 24.2, when using the Agilex™ 5 devices in Dual Simplex configuration mode, the RX channel must not be paired to an empty TX channel, or a compilation error will be caused.

     

     

    Resolution

    This problem is scheduled to be fixed in a future release of the Quartus® Prime Pro Edition Software.

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.