Article ID: 000099410 Content Type: Troubleshooting Last Reviewed: 09/18/2025

Why does the F-Tile Low Latency Ethernet 10G MAC FPGA IP show the target development kit as a P-Tile and E-Tile board?

Environment

    Intel® Quartus® Prime Pro Edition
    Low Latency Ethernet 10G MAC Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® Prime Pro Edition Design Software Version 24.2, the F-Tile Low Latency Ethernet 10G MAC FPGA IP GUI Example Design tab shows the target board as Agilex™ 7 FPGA F-Series Development Kit (Production P-Tile and E-Tile) when the target is an F-Tile based device.

Resolution

This problem is fixed in version 24.3 of the Quartus® Prime Pro Edition Design Software.

Related Products

This article applies to 2 products

Intel Agilex® 7 FPGAs and SoC FPGAs I-Series
Intel Agilex® 7 FPGAs and SoC FPGAs F-Series

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.