Article ID: 000098741 Content Type: Troubleshooting Last Reviewed: 06/12/2025

Why does the F-Tile Serial Lite IV Toolkit fail to enable Internal Serial Loopback during Link Initialization?

Environment

    Intel® Quartus® Prime Pro Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

There is a problem with the F-Tile Serial Lite IV Toolkit. Internal serial loopback enablement is unsuccessful and outputs an incorrect register value when performing Link Initialization. It's because we internally changed to demo_jtag when checking the tx_pll_locked and rx_cdr_locked status during the system-reset proc, but didn't change it back to phy_jtag when completed. 

 

Resolution

To work around this problem, you need to follow the steps below:

  1. Click "Assert system Reset"
  2. Click "Deassert system Reset"
  3. Go to GUI Configuration tab and set JTAG to phy_jtag_m.master
  4. Click "Link Initialization"

This has been fixed in Quartus® Prime Pro 24.3.

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs

1