Description
The o_tx_hip_ready port is exposed in the GTS CPRI PHY FPGA IP but it’s not used. If you poll o_tx_hip_ready port for status check, the assertion will never happen.
Resolution
This problem is fixed beginning with the Quartus Prime Pro Edition Software version 24.2.