Article ID: 000098631 Content Type: Error Messages Last Reviewed: 11/29/2024

Why does the Synopsys VCS* simulator show packet loss on the RX Datapath when simulating the F-Tile Low Latency Ethernet 10G MAC FPGA IP Design Example with IEEE 1588v2 enabled?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Low Latency Ethernet 10G MAC Intel® FPGA IP
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Quartus® Prime Pro Edition Software version 23.4, the F-Tile Low Latency Ethernet 10G MAC FPGA IP Design Example for the variant 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet with IEEE 1588v2 enabled, the Synopsys VCS* simulator shows packet loss on the RX datapath due to internal path failures, this is due to the RX datapath FIFO overflow.

     

     

    Resolution

    There is no workaround to this problem in 23.4.

    This problem is scheduled to be fixed in the future release of the Quartus® Prime Pro Edition Software.

    Related Products

    This article applies to 1 products

    Intel Agilex® 7 FPGAs and SoC FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.