Article ID: 000097509 Content Type: Troubleshooting Last Reviewed: 12/11/2023

Why does the existing PCI Express* driver fail to access the CSR through the CXL.io path of the Intel Agilex® 7 R-Tile Compute Express Link* (CXL*) 1.1/2.0 FPGA IP?

Environment

  • Intel® Quartus® Prime Pro Edition
  • CentOS 8.5

    BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 23.3 and earlier, the default setting of the Device ID(0x0ddb) and Vendor ID(0x8086) in the Intel Agilex® 7 R-Tile Compute Express Link* (CXL*) 1.1/2.0 FPGA IP does not match the existing PCIe driver (PCIe and CXL.io are the same from the software perspective), which causes the driver loading and CSR access failure.

    Resolution

    To work around this problem, change the setting of Device ID(0x0ddb) and Vendor ID(0x8086) in the Intel Agilex® 7 R-Tile Compute Express Link* (CXL*) 1.1/2.0 FPGA IP beginning with the Intel® Quartus® Prime Pro Edition Software version 23.1, or adapt the existing PCI Express* driver to specify the Device ID(0x0ddb) and Vendor ID(0x8086) to match the default setting of the Intel Agilex® 7 R-Tile Compute Express Link* (CXL*) 1.1/2.0 FPGA IP.

    Related Products

    This article applies to 1 products

    Intel Agilex® 7 FPGAs and SoC FPGAs I-Series