Article ID: 000097369 Content Type: Troubleshooting Last Reviewed: 05/05/2025

Why is no Write Response (BVALID) Signal Received on the DDR4 Fabric Synchronize Mode when using a custom Traffic Generator?

Environment

    Intel® Quartus® Prime Pro Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in Quartus® Prime Pro Edition Software version 23.2, the BVALID signal may not respond after sending a write request to the AXI Bus.

This problem is only observed when using a custom Traffic Generator.

Resolution

To workaround this problem, you need to add the preserve attribute to all the registers driving the output port of the custom Traffic Generator module.

On the same line where you declare the output logic, you should add "/* synthesis dont_merge syn_preserve = 1 */".

For example:-

  • output reg driver0_axi4_awvalid      /* synthesis dont_merge syn_preserve = 1 */ ,

 

 

Additional information

This problem is fixed starting with the Quartus® Prime Pro Edition Software version 24.2.

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs

1