Article ID: 000097267 Content Type: Troubleshooting Last Reviewed: 08/06/2024

Why does Agilex™ 7 FPGA M-Series Configuration via Protocol (CvP) PCIe link active time exceed 120ms?

Environment

    Intel® Quartus® Prime Pro Edition
    Intel® FPGA Programming Software

Windows® 10, 64-bit*

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® Firmware, which consumes more time for configuration, the PCIe link active time for CVP use case of Agilex™ 7 M- Series devices AGM032 and AGM039 may exceed 120ms.

 

 

 

Resolution

This problem is scheduled to be fixed in Quartus® Prime Pro Edition Software 24.1.

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.