Article ID: 000096872 Content Type: Errata Last Reviewed: 11/12/2024

Why does the o_rx_pcs_ready signal fail to assert in hardware for the PAM4 variant of the F-Tile Ethernet Multirate FPGA IP?

Environment

  • Intel® Quartus® Prime Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Quartus® Prime Pro Edition Software version 23.3 and earlier, the o_rx_pcs_ready signal will fail to assert in hardware for the PAM4 variant of the F-Tile Ethernet Multirate FPGA IP when the variant is using both a 312.5MHz PMA reference clock and the Quartus Setting File(QSF) assignment VSR_MODE_LOW_LOSS is being used.

    Resolution

    To work around this problem, disable the QSF assignment  VSR_MODE_LOW_LOSS.
    This problem is scheduled to be fixed in a future release of the Quartus® Prime Pro Edition Software.

    Related Products

    This article applies to 1 products

    Intel Agilex® 7 FPGAs and SoC FPGAs