Article ID: 000096267 Content Type: Troubleshooting Last Reviewed: 10/10/2023

Why do I see a performance drop if the TLP length is less than 64B when using Scalable Switch Intel® FPGA IP for PCI Express*?

Environment

    Intel® Quartus® Prime Pro Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 23.2 and earlier, you might see a performance drop if the TLP length is less than 64B when using Scalable Switch Intel® FPGA IP for PCI Express*.

 

Resolution

This problem is not planned to be fixed in future releases of the Intel® Quartus® Prime Software.

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.