Article ID: 000095608 Content Type: Troubleshooting Last Reviewed: 06/18/2024

Why does the F-Tile HDMI FPGA IP Design Example fail to work on hardware in the Quartus® Prime Pro Edition Software version 23.2?

Environment

    Intel® Quartus® Prime Pro Edition
    HDMI
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® Prime Pro Edition Software version 23.2, the default setting of rx_term_mode_select in the F-Tile PMA/FEC Direct PHY FPGA IP changes from RX_TERM_MODE_SELECT_GROUNDED to RX_TERM_MODE_SELECT_FLOATING.

The F-Tile HDMI FPGA IP Design Example does not set the required rx_ac_couple_enable Quartus Settings File (QSF) constraint in the Quartus® Prime Pro Edition Software version 23.2, which causes the design example to fail in hardware for the Agilex™ 7 FPGA I-Series Transceiver-SoC Development Kit(4x F-Tile).

 

 

 

Resolution

To work around this problem:

Set the required rx_ac_couple_enable constraint to ENABLE in the QSF file:

 

set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to fmc_rx_p[0] -entity agx_hdmi21_frl_demo

set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to fmc_rx_p[1] -entity agx_hdmi21_frl_demo

set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to fmc_rx_p[2] -entity agx_hdmi21_frl_demo

set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to fmc_rx_p[3] -entity agx_hdmi21_frl_demo

 

This problem is fixed beginning with the Quartus® Prime Pro Edition Software version 23.3.

 

 

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs

1