Article ID: 000094962 Content Type: Error Messages Last Reviewed: 05/18/2023

Why does the Intel Agilex® FPGA EMIF fail timing when Traffic Generator and ECC are enabled in Intel® Quartus® Prime Pro Edition Software version 20.3?

Environment

    Intel® Quartus® Prime Design Software
    External Memory Interfaces Debug Component Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

 Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 20.3, you may encounter timing failures in the Intel Agilex® FPGA DDR4 IP when Traffic Generator and ECC are both enabled.

 

 

Resolution

This problem is fixed starting with the Intel® Quartus® Prime Pro Edition Software version 20.3 onwards.

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.