Article ID: 000094690 Content Type: Troubleshooting Last Reviewed: 06/15/2023

Why does the E-Tile Ethernet IP for Intel Agilex® 7 FPGA get stuck during 100G-PAM4 dynamic reconfiguration?

Environment

  • Intel® Quartus® Prime Pro Edition
  • E-tile Hard IP for Ethernet Intel® FPGA IP
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a bug in the E-Tile Ethernet IP for Intel Agilex® 7 FPGA,  if you are using the IP reset (i_csr_rst_n) during dynamic reconfiguration process, "DR_busy" can get stuck, “wait_for_ehipg_cfg_load_done” cannot be achieved. This situation cannot be recovered by resetting the IP. Only re-downloading the FPGA image can recover the link.

    Resolution

    This problem is fixed starting with the Intel® Quartus® Prime Pro Edition Software version 23.1

    Related Products

    This article applies to 1 products

    Intel Agilex® 7 FPGAs and SoC FPGAs F-Series

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.