Description
Yes, the conf_reset input in the Intel® Configuration Reset Release Endpoint to Debug Logic IP is an asynchronous signal.
Resolution
A future release of the Intel® Quartus® Prime Pro Edition Software User Guide: Partial Reconfiguration will be updated with this information.