Article ID: 000093865 Content Type: Errata Last Reviewed: 11/28/2023

Why does the rx_block_lock signal of the F-Tile Ethernet Intel® FPGA Hard IP get stuck low when simulating using the the Aldec* Riviera* Verilog simulator in the Intel® Quartus® Prime Pro Edition Software version 22.4 and earlier ?

Environment

    Intel® Quartus® Prime Pro Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 22.4 and earlier, you might see the rx_block_lock signal of the F-Tile Ethernet Intel® FPGA Hard IP gets stuck low when simulating using the the Aldec* Riviera* Verilog simulator.

Resolution

There is no workaround for this problem.
This problem is scheduled to be fixed in a future release of the Intel® Quartus® Prime Pro Edition Software.               

Related Products

This article applies to 2 products

Intel Agilex® 7 FPGAs and SoC FPGAs F-Series
Intel Agilex® 7 FPGAs and SoC FPGAs I-Series

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.