Article ID: 000093574 Content Type: Troubleshooting Last Reviewed: 10/17/2023

Why do I see warnings when running Design Assistant on the F-Tile PMA/FEC Direct PHY Multirate Design Example for 50G-1 and 400G-8 Base Variant?

Environment

    Intel® Quartus® Prime Pro Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 22.3, you may see the following Design Assistant critical warnings when running the F-Tile PMA/FEC Direct PHY Multirate Design Example for 50G-1 and 400G-8 Base Variant.

  • CDC-50001 1-Bit Asynchronous Transfer Not Synchronized
  • CDC-50002 1-Bit Asynchronous Transfer with Insufficient Constraints
  • RDC-50001 Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
     
Resolution

The warnings are not harmful and can be safely ignored.
This problem is scheduled to be fixed in the future release of the Intel® Quartus® Prime Pro Edition Software 

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs

1