Article ID: 000091470 Content Type: Troubleshooting Last Reviewed: 10/11/2022

Why do I see the HPS on Intel® Agilex™ SoC devices fail to boot, or observe some unexpected functional failures at run time?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Intel® Quartus® Prime Pro Edition Programmer and Tools
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    Due to a problem in the device manager firmware, you might fail to read/write certain RAMs on some of the Intel® Agilex™ SoC devices. Impacted HPS RAMs include L2 cache, OCRAM, CCU, USB, CoreSight, and EMAC.

    You might observe the following HPS boot failures:

    • HPS hangs at dcache memory write and read after executing the dcache_enable function in FSBL
    • UART printout stops after “DDR: 8192 MiB”
    • UART printout stops after “Loading Environment from MMC… ***”
    • UART printout stops after “Verifying Hash Integrity … crc32”
    • Various unexpected functional failures depending on the faulty RAM location
    Resolution

    To resolve this problem, update to the lastest device manager firmware for the Intel® Quartus® Prime Pro Edition Software  v21.2, 21.3, 21.4, 22.1, and 22.2. 

     

    The latest device manager firmware are available from the following link: 

    What is the latest device firmware for Intel® Agilex™ and Intel® Stratix® 10 devices?

     

     

     

    Related Products

    This article applies to 1 products

    Intel® Agilex™ 7 FPGAs and SoC FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.