Article ID: 000091457 Content Type: Errata Last Reviewed: 07/07/2022

Why does the R-tile Avalon® Streaming Intel® FPGA IP for PCI Express* fails to receive VirtIO Transaction Level Packets?

Environment

    Intel® Quartus® Prime Pro Edition

OS Independent family

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 22.1 and earlier, the address decoding of the R-tile Avalon® Streaming Intel® FPGA IP for PCI Express* may fail when receiving a VirtIO Transaction Level Packet (TLP), causing the TLP to be ignored.   
 

Resolution

This problem is fixed starting with the Intel® Quartus® Prime Pro Edition Software version 22.2.

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs I-Series

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.