Article ID: 000090986 Content Type: Error Messages Last Reviewed: 06/03/2022

Internal Error: Sub-system: PTI, File: /quartus/tsm/pti/pti_tdb_builder.cpp, Line: 1331

Environment

  • Intel® Quartus® Prime Pro Edition
  • Interfaces
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    This error can be seen in the Intel® Quartus® Prime Pro Edition software version 21.4 and earlier when you use the following P-Tile PCI Express* IPs and connected the "pin_perst_n" to the core logics.

    • P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express*
    • P-tile Avalon® Memory-mapped Intel® FPGA IP for PCI Express*
    • Multi-Channel DMA Intel® FPGA IP for PCI Express*
    Resolution

    Due to the limitation of the Intel® FPGA P-Tile Hard IP for PCI Express*, no route resource from ''pin_perst_n'' to core logic exists. Do not attempt to directly connect "pin_perst_n" to the core logic RTL to work around this error.

    There is no planned fix for this issue.

    Related Products

    This article applies to 1 products

    Intel® Agilex™ 7 FPGAs and SoC FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.