Article ID: 000090431 Content Type: Product Information & Documentation Last Reviewed: 03/31/2023

Why do I read the wrong value when reading the E-Tile Hard IP for Ethernet Intel® FPGA IP registers TXPTP_REVID and RXPTP_REVID?

Environment

    Intel® Quartus® Prime Pro Edition
    E-tile Hard IP for Ethernet Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the E-tile Hard IP User Guide, the HW Reset Value value shown for the TXPTP_REVID register in Table 76  (TX 1588 PTP Registers) and the RXPTP_REVID register in Table 77 (RX 1588 PTP Registers) is incorrect.

Resolution

The correct reset value should be 0x11112015.

Related Products

This article applies to 3 products

Intel Agilex® 7 FPGAs and SoC FPGAs
Intel® Stratix® 10 TX FPGA
Intel® Stratix® 10 DX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.