Article ID: 000088867 Content Type: Errata Last Reviewed: 01/13/2022

Why does the F-Tile Ethernet Intel® FPGA Hard IP with PTP enabled and FHT PMA type fail to assert o_rx_pcs_ready on hardware?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Intel® FPGA IP Ethernet IEEE 1588 Timestamping IP-ETH-1588
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Pro Edition Software v21.4, the F-Tile Ethernet Intel® FPGA Hard IP with FHT PMA type fails to output o_clk_rec_div (RX recovered clock) on hardware.

    As o_clk_rec_div clock is required for Advanced Timestamp Accuracy Mode, the IP is unable to establish a link and o_rx_pcs_ready will not be asserted.

    Resolution

    To work around this problem in the Intel® Quartus® Prime Pro Edition Software v21.4, select Basic Timestamp Accuracy Mode where the o_clk_rec_div clock is not required

    Additional information

    This problem is scheduled to be fixed in a future release of the Intel® Quartus® Prime Pro Edition Software.

    Related Products

    This article applies to 1 products

    Intel® Agilex™ 7 FPGAs and SoC FPGAs I-Series

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.