Article ID: 000088867 Content Type: Errata Last Reviewed: 11/23/2024

Why does the F-Tile Ethernet FPGA Hard IP with PTP enabled and FHT PMA type fail to assert o_rx_pcs_ready on hardware?

Environment

    Intel® Quartus® Prime Pro Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® Prime Pro Edition Software v21.4, the F-Tile Ethernet FPGA Hard IP with FHT PMA type fails to output o_clk_rec_div (RX recovered clock) on hardware.

As the o_clk_rec_div clock is required for Advanced Timestamp Accuracy Mode, the IP cannot establish a link, and o_rx_pcs_ready will not be asserted.

 

 

Resolution

To work around this problem in the Quartus® Prime Pro Edition Software v21.4, select Basic Timestamp Accuracy Mode where the o_clk_rec_div clock is not required

Additional information

This problem is fixed starting with the Quartus® Prime Pro Edition Software version 22.1.

Related Products

This article applies to 1 products

Intel Agilex® 7 FPGAs and SoC FPGAs I-Series

1