Article ID: 000088831 Content Type: Troubleshooting Last Reviewed: 12/31/2021

Why an interrupt of the character timeout on Intel® FPGA 16550 Compatible UART Core is de-asserted without reading the receiver FIFO?

Environment

  • Intel® Quartus® Prime Design Software
  • 16550 Compatible UART Intel® FPGA IP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Standard Edition Software version 20.1 or earlier, and the Intel® Quartus® Prime Pro Edition Software versions, you might see that an interrupt of the character timeout on Intel® FPGA 16550 Compatible UART Core is de-asserted without reading the receiver FIFO. As a result, an interrupt handler of the Nios® II processor would hang.

    Resolution

    This problem is fixed beginning with the Intel® Quartus® Prime Standard Edition Software version 21.1 and is scheduled to be fixed in a future release of the Intel® Quartus® Prime Pro Edition Software.

    Related Products

    This article applies to 1 products

    Intel® Programmable Devices