Article ID: 000088058 Content Type: Troubleshooting Last Reviewed: 11/24/2021

Why is EMAC RX CRC error statistics not zero when routing Cyclone® V SoC EMAC to FPGA?

Environment

  • Intel® Quartus® Prime Standard Edition
  • Arria® V Cyclone® V Hard Processor System Intel® FPGA IP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Standard Edition Software version 20.1 and earlier, you may find MAC RX CRC error statistics in HPS EMAC registers when enabling HPS EMAC and routing it to FPGA in Cyclone® V SoC. 

    Eg. You can find RX CRC error statistic is not zero in the HPS EMAC register 0x70000194 when enabling EMAC0 and routing it to the FPGA side.

           You can find RX CRC error statistic is not zero in the HPS EMAC register 0x72000194 when enabling EMAC1 and routing it to the FPGA side.

    Resolution

    This problem has been fixed in the Intel® Quartus® Prime Standard Edition Software version 21.1.

    Related Products

    This article applies to 1 products

    Cyclone® V FPGAs and SoC FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.