Article ID: 000087612 Content Type: Troubleshooting Last Reviewed: 09/28/2021

Why are there functional errors in hardware when using Intel® Stratix® 10 FPGA DSP blocks?

Environment

  • Intel® Quartus® Prime Pro Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    Due to a problem in the Intel® Quartus® Prime Pro Edition Software versions 20.3, 20.4, and 21.1, you may see hardware failures when using the DSP blocks in Intel® Stratix® 10 devices. This problem is due to optimizations made during the Fitter Place stage while unpacking registers from the DSP block which results in functional mismatch between the expected data and the observed data.

    Resolution

    If you are using the Intel® Quartus® Prime Pro Edition Software version 20.3, 20.4, or 21.1, download and install the relevant patch:

    For designs that have already been completed using the Intel Quartus Prime Pro Edition Software versions 20.3, 20.4, or 21.1, submit a request at the My Intel support page and reference Bug ID 14015146105.

     

    This problem is fixed beginning with version 21.2 of the Intel Quartus Prime Pro Edition Software.

    Related Products

    This article applies to 1 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.