Article ID: 000087133 Content Type: Troubleshooting Last Reviewed: 07/01/2013

Stratix V Hard IP for PCI Express IP Core May Fail Link Training

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    The Stratix V Hard IP for PCI Express IP Core may fail link training and remain in the Detect.Quiet state. This failure is caused by an incomplete reset of the TX PMA resulting in a missing internal clock.

    Resolution

    This issue is fixed starting with version 12.1 SP1 DP6G of the Quartus II software.

    Related Products

    This article applies to 1 products

    Intel® Programmable Devices

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.