Article ID: 000087120 Content Type: Troubleshooting Last Reviewed: 11/24/2011

For DDR2 and DDR3 SDRAM Controller with UniPHY, SOPC Builder Designs Suffer Low Efficiency

Environment

Quartus Edition

Quartus® II Subscription Edition

Version Found: 10.0 Version Fixed: 11.0

BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

If you use SOPC Builder to instantiate a DDR2 or DDR3 SDRAM Controller with UniPHY IP core, you may find your design has low memory efficiency.

Resolution

To work around this issue, use the MegaWizard Plug-In flow to instantiate a DDR2 or DDR3 SDRAM Controller with UniPHY IP core.

All postings and use of the content on this site are subject to Intel.com Terms of Use.