Article ID: 000087075 Content Type: Troubleshooting Last Reviewed: 11/27/2013

IP Compiler for PCI Express User Guide is Missing Description of lane_act[3:0] Signal

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

The IP Compiler for PCI Express User Guide does not describe the lane_act[3:0] signal.

The following information is missing from the user guide:

Lane active mode: This output signal indicates the number of lanes that configured during link training.

This signal has the following valid values:

4’b0001: One lane

4’b0010: Two lanes

4’b0100: Four lanes

4’b1000: Eight lanes

Resolution

This issue has no workaround. The signal is described in this erratum.

This issue will be fixed in a future version of the IP Compiler for PCI Express User Guide.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.