Description
Due to the JTAG Port Access Limitation after Configuration in Stratix V ES devices, you may see this error while trying to execute on-chip debugging with SignalTap™ II Logic Analyzer.
Resolution
This limitation is fixed in Stratix V production devices. Refer to the Errata Sheet and Guidelines for Stratix V ES Devices (PDF).