Article ID: 000086852 Content Type: Troubleshooting Last Reviewed: 11/14/2024

# ** Error (suppressible): (vsim-10000) <simulation directory>/sim/<IP name>.v(61): Unresolved defparam reference to 'scfifo_component' in scfifo_component.add_ram_output_register.

Environment

  • Intel® Quartus® Prime Standard Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Quartus® Prime Standard Edition Software version 18.1 and earlier, you may see this error message if you run the nativelink simulation in the Modelsim simulator. This is because you have a FIFO IP in your design, and this IP does not support VHDL simulation.

    Resolution

    To work around this problem, change the format for the output netlist from VHDL to Verilog HDL in:

    Assignment -> Settings -> Eda Tools Settings-> Simulation ->  Format for output netlist before you run the native link simulation.

    Related Products

    This article applies to 1 products

    Intel® Programmable Devices

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.