Article ID: 000086437 Content Type: Troubleshooting Last Reviewed: 01/05/2023

Why we see EMAC A setting changing from RMII to RGMII on Pin Mux GUI in Intel® Agilex™ FPGA HPS IP?

Environment

  • Intel® Quartus® Prime Pro Edition
  • HPS GMII to RGMII Converter Intel® FPGA IP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a visual problem in the Intel® Quartus® Prime Pro Edition Software, we might see EMAC A setting change from RMII to RGMII in Intel® Agilex™ FPGA HPS IP Pin Mux GUI when clicking the other IP in the Platform Designer and back. In fact, the RMII interface setting is valid and we can reference the Advanced IP Placement for RMII interface I/O assignment.

    Resolution

    This problem is scheduled to be fixed in a future release of the Intel® Quartus® Prime Pro Edition Software v23.1.

    Related Products

    This article applies to 2 products

    Intel® Agilex™ 7 FPGAs and SoC FPGAs
    Intel® Agilex™ 7 FPGAs and SoC FPGAs F-Series

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.