Article ID: 000086330 Content Type: Troubleshooting Last Reviewed: 06/30/2014

Mentor Verification IP BFMs violate the AMBA AXI and ACE Protocol Specification

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

The Mentor® Verification IP (VIP) Altera® Edition AXI3™, AXI4™ and AXI4-Lite™ master bus functional models (BFMs) violate the AMBA® AXI and ACE Protocol Specification when you use the default setting write_data mode (AXI4_DATA_AFTER_ADDRESS). The AXI4_DATA_AFTER_ADDRESS mode is programmed so the master sends a valid address by asserting AWVALID. It does not send valid data (WVALID) before the address is accepted (AWREADY). The master should not wait for the slave to assert AWREADY or WREADY before asserting AWVALID or WVALID.

Resolution

You must set the write mode by writing <bfm>.set_write_data_mode (AXI<variable>_DATA_WITH_ADDRESS).

Related Products

This article applies to 1 products

Intel® Programmable Devices

1