Description
Due to problem in Quartus® Prime software version 17.0 and earlier, you may see the error mentioned above while running Clock Video Input II or Switch II IP core simulation in ModelSim-Intel FPGA Edition.
Resolution
There is no workaround for this issue.
This problem is fixed beginning with the Quartus Prime software version 17.1