Article ID: 000086209 Content Type: Product Information & Documentation Last Reviewed: 08/21/2012

How can I interface the TDI and TDO lines of the JTAG pins of MAX series devices that have different VCCIO levels?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You can interface the TDI and TDO lines of the JTAG pins of MAX® series devices that have different VCCIO levels by inserting a level shifter between the devices.

Refer to Configuring Mixed Altera FPGA Chains (PDF) for an example of how to interface the TDI and TDO lines of the JTAG pins that have different VCCIO levels.

Related Products

This article applies to 5 products

MAX® 9000 CPLD
MAX® 7000A CPLD
MAX® 7000S CPLD
MAX® 7000B CPLD
MAX® II CPLDs

1