Article ID: 000086207 Content Type: Troubleshooting Last Reviewed: 02/18/2015

Why does Triple Speed Ethernet IP Core pad two octet zeros ahead of MAC destination address?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

To align packet headers to a 32-bit boundary, Triple Speed Ethernet IP Core pads two octet zeros ahead of the MAC destination address if 'Align packet headers to 32-bit boundary' option is enabled.

Related Products

This article applies to 29 products

Arria® II GZ FPGA
Cyclone® IV GX FPGA
Cyclone® III FPGAs
Cyclone® V ST SoC FPGA
Arria® II GX FPGA
Stratix® II FPGAs
Cyclone® IV E FPGA
Arria® V GX FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Cyclone® III LS FPGA
Arria® V GZ FPGA
Cyclone® V E FPGA
Cyclone® V GX FPGA
Arria® V GT FPGA
Cyclone® V SE SoC FPGA
Intel® Arria® 10 GX FPGA
Intel® Arria® 10 GT FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Stratix® II GX FPGA
Stratix® III FPGAs
Stratix® IV E FPGA
Stratix® IV GT FPGA
Stratix® IV GX FPGA
Stratix® V E FPGA
Stratix® V GS FPGA
Stratix® V GT FPGA
Stratix® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.