Article ID: 000086191 Content Type: Troubleshooting Last Reviewed: 01/15/2013

Serial Digital Interface I Design Long Locking Time in 40nm Devices

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

The Serial Digital Interface (SDI) I design has long locking time when switching from high definition (HD) to third-generation (3G) or when the core is reset after receiving 3G.

The design takes a longer time to achieve frame lock when the rate detection block cannot detect the standard correctly because the data recovered during the rate detection is incorrect.

This issue affects the SDI I design in 40nm devices.

Resolution

There is no workaround for this issue.

This issue will be fixed in a future version.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.