Description
You may see the above error when generating a Platform Designer (formerly Qsys) system using Intel® Quartus® Prime software version 17.1.2 and earlier
Resolution
To work around this problem, enable the “clear output directories for selected generation targets” option via the Generate/Generate HDL menu using Platform Designer.
This problem has been fixed starting in Intel® Quartus® Prime Pro software version 18.0.