Article ID: 000086044 Content Type: Product Information & Documentation Last Reviewed: 12/09/2014

How do I setup my Hybrid Memory Cube Controller (HMCC) simulation to handle larger than 2GB memory size?

Environment

  • Simulation
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description The Hybrid Memory Cube (HMC) IP provides an example HMCC testbench design that performs read and write transactions.  By default, the Micron HMC bus functional model (BFM) has a memory size of 2GB.  If you access memory addresses beyond 2GB, the data read may be unknown. 
    Resolution

    The size of the Micron HMC can be increased by changing the parameter cfg_cube_size in the cls_cube_cfg.svh file in the HMC BFM.

     

    rand  bit[1:0]              cfg_cube_size              = 0;            //  0 2GB 4H /1 4GB 8H/ 2 8GB 16H

    cfg_cube_size = 0 -> 2GB

                             1 -> 4GB

                             2 -> 8GB

    This applies to Micron HMC BFM models: r19625, r22107, r25268, r26472.

    Related Products

    This article applies to 3 products

    Intel® Arria® 10 GT FPGA
    Intel® Arria® 10 GX FPGA
    Intel® Arria® 10 SX SoC FPGA

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.