Article ID: 000085865 Content Type: Troubleshooting Last Reviewed: 02/13/2014

What are the minimum memory clock frequencies supported by the UniPHY External Memory Interface IP ?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The minimum frequencies are defined either by the relevant JEDEC® standard or by component features of the FPGA device used to implement the External Memory Interface IP.

If too low a frequency value is entered in the UniPHY IP  PHY Settings tab -> Memory Clock Frequency, it gets displayed in red. The following error message is shown in the IP message window indicating the lowest frequency supported:

Error: The specified Memory clock frequency is below the minimum defined by the DDR specification. Please select a frequency greater than or equal to 300 MHz.

To obtain an estimate of the maximum frequency supported for any device and memory protocol configuration, use the External Memory Interface Spec Estimator tool.

Related Products

This article applies to 21 products

Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V GX FPGA
Stratix® V GT FPGA
Arria® V GT FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SE SoC FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Stratix® IV E FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.