bottom clock control block.
The figure incorrectly shows that the left and right clock control blocks feed PLL3 and PLL4, respectively. The figure below shows the correct connections.
Figure 2-12. EP2C20 & Larger PLL, CLK, DPCLK & Clock Control Block Locations
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.