Description
Due to a problem in the Quartus® II software version 10.1 and later, you may see this error during Analysis & Synthesis if your design contains a PLL with an unconnected input clock
Resolution
To avoid this problem, ensure that all PLLs have signals connected to their input clocks.