Article ID: 000085735 Content Type: Troubleshooting Last Reviewed: 01/20/2015

Why is the voltage higher than expected on VREF*_HPS pins?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Prior to configuration by the Preloader software, the VREF pins within the HPS section of Arria® V and Cyclone® V SoC devices will be configured with a weak pullup.

If the regulator used for VREF only has the capability to source current but does not have the capability to sink current then the voltage on the VREF pins will increase and could cause the calibration sequence to fail for the external memory controller.

Resolution Ensure that the regulator used to power VREF has the capability to sink and source current.

Related Products

This article applies to 5 products

Cyclone® V SE SoC FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SX SoC FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.