Article ID: 000085683 Content Type: Product Information & Documentation Last Reviewed: 12/05/2016

How do I use the ALTLVDS_RX megafunction with 12-bit or 14-bit ADC devices?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The ALTLVDS_RX megafunction supports de-serialization factors of up to 10 for dedicated SERDES.  It is possible to connect with a 12-bit device by setting the deserialization factor as x6 and reconstruct the 12-bit word using two consecutive 6-bit words on the parallel interface.

For a 14-bit ADC device, set the ALTLVDS_RX megafunction in x7 mode and reconstruct the 14-bit word using two consecutive 7-bit words on the parallel interface.

Related Products

This article applies to 22 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® IV E FPGA
Cyclone® IV GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Stratix® IV GX FPGA
Arria® II GZ FPGA
Arria® II GX FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV E FPGA
Cyclone® V SE SoC FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.