Article ID: 000085570 Content Type: Troubleshooting Last Reviewed: 08/14/2023

Why does the example design for the UniPHY-based memory controller have an Avalon-MM slave port as top-level I/O?

Environment

    Quartus® II Subscription Edition
    DDR3 SDRAM Controller with UniPHY Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

UniPHY-based memory controllers with the On-chip Debug Toolkit enabled will have an Avalon®-MM slave port exported to the top level of the example design. The additional pins required by the Avalon-MM slave port could lead to "No Fit" errors for some smaller package sizes.

 

Resolution

To remove the Avalon-MM slave port, disable the On-chip Debug Toolkit and regenerate the example design, or manually remove the Avalon-MM slave port from the top level.

This issue has been fixed in the Quartus® II software 13.1 version.

Related Products

This article applies to 19 products

Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Stratix® IV E FPGA
Cyclone® V SE SoC FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Arria® V GX FPGA
Stratix® IV GX FPGA
Stratix® IV GT FPGA
Arria® V GT FPGA
Stratix® III FPGAs
Cyclone® V E FPGA
Stratix® V E FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.