Article ID: 000085480 Content Type: Troubleshooting Last Reviewed: 06/13/2014

Why do I observe read errors with my UniPHY based memory controller IP after migrating the IP to a different version of the Quartus II software?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You must run the pin_assignment.tcl script after migrating the UniPHY based memory controller IP to a different version of the Quartus® II software. Newer versions of the Quartus II software may introduce additional assignments. Without these assignments, the UniPHY based memory controller IP may not function correctly.

 

 

Resolution

 

Related Products

This article applies to 15 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.