Article ID: 000085438 Content Type: Error Messages Last Reviewed: 01/24/2012

Error: TimeQuest Timing Analyzer is currently unavailable

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description You may see this error message when trying to create timing constraints in a Synopsys Design Constraints (.sdc) file in the Quartus® II GUI. This error may occur when you click Insert a Constraint and search for nodes using the Node Finder.
Resolution

Timing constraint nodes can be found only after the timing netlist has been created. Open the TimeQuest timing analyzer window and create the timing netlist. Then, you can use the Node Finder to create timing constraints in your .sdc file.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1