Article ID: 000085355 Content Type: Troubleshooting Last Reviewed: 03/31/2023

Why does my Hard IP for PCI Express fail when I have a BAR address size smaller than 4 bits?

Environment

    Quartus® II Subscription Edition
    PCI Express
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem with the Quartus® II software, you can generate invalid BAR sizes smaller than the required 16 bytes specified by the PCI Local Bus Specification. The Platform Designer will not display any warning messages. The design will not work due to the undersized BARs failing to be enumerated.

Resolution

To work around this problem, ensure that the connected componets in the Platform Designer result in a BAR size between 16 bytes and 2 GB (a minimum of 4 address bits).

This is not scheduled to be fixed in a future Quartus II software release.

Related Products

This article applies to 16 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Intel® Arria® 10 SX SoC FPGA
Cyclone® V SE SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Intel® Arria® 10 GT FPGA
Arria® V GT FPGA
Intel® Arria® 10 GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.