Article ID: 000085348 Content Type: Troubleshooting Last Reviewed: 01/15/2013

String literal found where non-array type std.standard.integer was expected

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

This error may be seen during simulation of Altera PLL Megafunctions generated in VHDL from the Quartus® II software version 12.1, when physical output clock parameters are enabled in the MegaWizard™ and a Fractional Multiply Factor (k) has been specified.

 

 

Resolution

To work around this problem in the Quartus II software version 12.1,  Altera PLL Megafunctions should be generated in Verilog if manual setting of Fractional Multiply Factor (k) is required.

This problem is scheduled to be fixed in a future release of the Quartus II software.

Related Products

This article applies to 15 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.