Article ID: 000085344 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Are there any known issues with LVDS power estimation in the PowerPlay Early Power Estimator (EPE) version 11.0 B41 for Stratix V devices?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Yes, there is a bug in Stratix® V EPE version 11.0 B41with estimating power for LVDS channels when input differential termination is enabled. The power estimation is higher than actual device power consumption.

 

This issue is fixed in the Stratix V EPE version 11.0 SP1 B8 release.

 

 

Related Products

This article applies to 4 products

Stratix® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Stratix® V E FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.